Stackable low-profile lead frame package

Stackable low-profile lead frame package

In an embodiment, an IC assembly comprises an IC having a top surface comprising a plurality of input/output terminations, a plurality of leads arranged around the IC, a plurality of bond wires, and an encapsulant. Each lead has a first surface and a second surface opposite the first surface, and ha...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: FJELSTAD JOSEPH C
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FJELSTAD JOSEPH C
description In an embodiment, an IC assembly comprises an IC having a top surface comprising a plurality of input/output terminations, a plurality of leads arranged around the IC, a plurality of bond wires, and an encapsulant. Each lead has a first surface and a second surface opposite the first surface, and has a feature protruding from the first surface proximate an inward end of the lead nearest the IC. The feature extends from the first surface to approximately a plane that includes a bottom surface of the IC. Each bond wire connects a respective lead to a respective I/O terminal on the IC. The encapsulant seals the bond wires, the IC, and a first portion of the leads that includes the feature. The feature creates on offset from the bottom of the IC to permit the encapsulant to surround the first portion.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8796830B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8796830B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8796830B13</originalsourceid><addsrcrecordid>eNrjZNAILklMzk5MyklVyMkv1y0oyk_LBLFTE1MU0ooSc1MVCkDy6ak8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61GKgqNS-1JD402MLc0szC2MDJ0JgIJQBq0yfY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Stackable low-profile lead frame package</title><source>esp@cenet</source><creator>FJELSTAD JOSEPH C</creator><creatorcontrib>FJELSTAD JOSEPH C</creatorcontrib><description>In an embodiment, an IC assembly comprises an IC having a top surface comprising a plurality of input/output terminations, a plurality of leads arranged around the IC, a plurality of bond wires, and an encapsulant. Each lead has a first surface and a second surface opposite the first surface, and has a feature protruding from the first surface proximate an inward end of the lead nearest the IC. The feature extends from the first surface to approximately a plane that includes a bottom surface of the IC. Each bond wire connects a respective lead to a respective I/O terminal on the IC. The encapsulant seals the bond wires, the IC, and a first portion of the leads that includes the feature. The feature creates on offset from the bottom of the IC to permit the encapsulant to surround the first portion.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140805&amp;DB=EPODOC&amp;CC=US&amp;NR=8796830B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140805&amp;DB=EPODOC&amp;CC=US&amp;NR=8796830B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FJELSTAD JOSEPH C</creatorcontrib><title>Stackable low-profile lead frame package</title><description>In an embodiment, an IC assembly comprises an IC having a top surface comprising a plurality of input/output terminations, a plurality of leads arranged around the IC, a plurality of bond wires, and an encapsulant. Each lead has a first surface and a second surface opposite the first surface, and has a feature protruding from the first surface proximate an inward end of the lead nearest the IC. The feature extends from the first surface to approximately a plane that includes a bottom surface of the IC. Each bond wire connects a respective lead to a respective I/O terminal on the IC. The encapsulant seals the bond wires, the IC, and a first portion of the leads that includes the feature. The feature creates on offset from the bottom of the IC to permit the encapsulant to surround the first portion.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAILklMzk5MyklVyMkv1y0oyk_LBLFTE1MU0ooSc1MVCkDy6ak8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61GKgqNS-1JD402MLc0szC2MDJ0JgIJQBq0yfY</recordid><startdate>20140805</startdate><enddate>20140805</enddate><creator>FJELSTAD JOSEPH C</creator><scope>EVB</scope></search><sort><creationdate>20140805</creationdate><title>Stackable low-profile lead frame package</title><author>FJELSTAD JOSEPH C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8796830B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FJELSTAD JOSEPH C</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FJELSTAD JOSEPH C</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Stackable low-profile lead frame package</title><date>2014-08-05</date><risdate>2014</risdate><abstract>In an embodiment, an IC assembly comprises an IC having a top surface comprising a plurality of input/output terminations, a plurality of leads arranged around the IC, a plurality of bond wires, and an encapsulant. Each lead has a first surface and a second surface opposite the first surface, and has a feature protruding from the first surface proximate an inward end of the lead nearest the IC. The feature extends from the first surface to approximately a plane that includes a bottom surface of the IC. Each bond wire connects a respective lead to a respective I/O terminal on the IC. The encapsulant seals the bond wires, the IC, and a first portion of the leads that includes the feature. The feature creates on offset from the bottom of the IC to permit the encapsulant to surround the first portion.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8796830B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Stackable low-profile lead frame package
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T09%3A34%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FJELSTAD%20JOSEPH%20C&rft.date=2014-08-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8796830B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true