Network delay analysis including parallel delay effects

The embodiments facilitate the analysis of application delays, including delays that occur on multiple paths. A trace file of an application's network events is processed to categorize the causes of delays incurred in the propagation and processing of these events. The system identifies the amo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MALLOY PATRICK J, NIEMCZYK STEVEN, COHEN ALAIN J, ELSNER RUSSELL MARK
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MALLOY PATRICK J
NIEMCZYK STEVEN
COHEN ALAIN J
ELSNER RUSSELL MARK
description The embodiments facilitate the analysis of application delays, including delays that occur on multiple paths. A trace file of an application's network events is processed to categorize the causes of delays incurred in the propagation and processing of these events. The system identifies the amount of delay that can be eliminated by eliminating each of the components of delay individually, as well as the amount of delay that can be eliminated by eliminating combinations of the delay components. A user interface displays the amount of reduction that can be achieved by eliminating various delays alone or in combination. The interface also allows the user to view the individual delay components contained in combinations of delay components. In this manner, the user is provided a view of each of the delay components that would need to be addressed, either individually or in combination, to improve the overall application delay.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8745215B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8745215B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8745215B23</originalsourceid><addsrcrecordid>eNrjZDD3Sy0pzy_KVkhJzUmsVEjMS8ypLM4sVsjMS84pTcnMS1coSCxKzMlJzYGqSE1LS00uKeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwRbmJqZGhqZORsZEKAEApEMuBg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Network delay analysis including parallel delay effects</title><source>esp@cenet</source><creator>MALLOY PATRICK J ; NIEMCZYK STEVEN ; COHEN ALAIN J ; ELSNER RUSSELL MARK</creator><creatorcontrib>MALLOY PATRICK J ; NIEMCZYK STEVEN ; COHEN ALAIN J ; ELSNER RUSSELL MARK</creatorcontrib><description>The embodiments facilitate the analysis of application delays, including delays that occur on multiple paths. A trace file of an application's network events is processed to categorize the causes of delays incurred in the propagation and processing of these events. The system identifies the amount of delay that can be eliminated by eliminating each of the components of delay individually, as well as the amount of delay that can be eliminated by eliminating combinations of the delay components. A user interface displays the amount of reduction that can be achieved by eliminating various delays alone or in combination. The interface also allows the user to view the individual delay components contained in combinations of delay components. In this manner, the user is provided a view of each of the delay components that would need to be addressed, either individually or in combination, to improve the overall application delay.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140603&amp;DB=EPODOC&amp;CC=US&amp;NR=8745215B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140603&amp;DB=EPODOC&amp;CC=US&amp;NR=8745215B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MALLOY PATRICK J</creatorcontrib><creatorcontrib>NIEMCZYK STEVEN</creatorcontrib><creatorcontrib>COHEN ALAIN J</creatorcontrib><creatorcontrib>ELSNER RUSSELL MARK</creatorcontrib><title>Network delay analysis including parallel delay effects</title><description>The embodiments facilitate the analysis of application delays, including delays that occur on multiple paths. A trace file of an application's network events is processed to categorize the causes of delays incurred in the propagation and processing of these events. The system identifies the amount of delay that can be eliminated by eliminating each of the components of delay individually, as well as the amount of delay that can be eliminated by eliminating combinations of the delay components. A user interface displays the amount of reduction that can be achieved by eliminating various delays alone or in combination. The interface also allows the user to view the individual delay components contained in combinations of delay components. In this manner, the user is provided a view of each of the delay components that would need to be addressed, either individually or in combination, to improve the overall application delay.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD3Sy0pzy_KVkhJzUmsVEjMS8ypLM4sVsjMS84pTcnMS1coSCxKzMlJzYGqSE1LS00uKeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwRbmJqZGhqZORsZEKAEApEMuBg</recordid><startdate>20140603</startdate><enddate>20140603</enddate><creator>MALLOY PATRICK J</creator><creator>NIEMCZYK STEVEN</creator><creator>COHEN ALAIN J</creator><creator>ELSNER RUSSELL MARK</creator><scope>EVB</scope></search><sort><creationdate>20140603</creationdate><title>Network delay analysis including parallel delay effects</title><author>MALLOY PATRICK J ; NIEMCZYK STEVEN ; COHEN ALAIN J ; ELSNER RUSSELL MARK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8745215B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>MALLOY PATRICK J</creatorcontrib><creatorcontrib>NIEMCZYK STEVEN</creatorcontrib><creatorcontrib>COHEN ALAIN J</creatorcontrib><creatorcontrib>ELSNER RUSSELL MARK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MALLOY PATRICK J</au><au>NIEMCZYK STEVEN</au><au>COHEN ALAIN J</au><au>ELSNER RUSSELL MARK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Network delay analysis including parallel delay effects</title><date>2014-06-03</date><risdate>2014</risdate><abstract>The embodiments facilitate the analysis of application delays, including delays that occur on multiple paths. A trace file of an application's network events is processed to categorize the causes of delays incurred in the propagation and processing of these events. The system identifies the amount of delay that can be eliminated by eliminating each of the components of delay individually, as well as the amount of delay that can be eliminated by eliminating combinations of the delay components. A user interface displays the amount of reduction that can be achieved by eliminating various delays alone or in combination. The interface also allows the user to view the individual delay components contained in combinations of delay components. In this manner, the user is provided a view of each of the delay components that would need to be addressed, either individually or in combination, to improve the overall application delay.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8745215B2
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Network delay analysis including parallel delay effects
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T01%3A59%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MALLOY%20PATRICK%20J&rft.date=2014-06-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8745215B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true