Semiconductor package and method of fabricating the same
A semiconductor package is provided. The semiconductor package includes a package body, a plurality of semiconductor chips, and an external connection terminal. The package body is stacked with a plurality of sheets where conductive patterns and vias are disposed. The plurality of semiconductor chip...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KIM HAE CHEON YEO SOON IL NAM EUN SOO CHANG WOOJIN |
description | A semiconductor package is provided. The semiconductor package includes a package body, a plurality of semiconductor chips, and an external connection terminal. The package body is stacked with a plurality of sheets where conductive patterns and vias are disposed. The plurality of semiconductor chips are inserted into insert slots extending from one surface of the package body. The external connection terminal is provided on other surface opposite to the one surface of the package body. Here, the plurality of semiconductor chips are electrically connected to the external connection terminal. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8697491B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8697491B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8697491B23</originalsourceid><addsrcrecordid>eNrjZLAITs3NTM7PSylNLskvUihITM5OTE9VSMxLUchNLcnIT1HIT1NIS0wqykxOLMnMS1coyUhVKE7MTeVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFQINS81JL4kODLcwszU0sDZ2MjIlQAgCqFC3-</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package and method of fabricating the same</title><source>esp@cenet</source><creator>KIM HAE CHEON ; YEO SOON IL ; NAM EUN SOO ; CHANG WOOJIN</creator><creatorcontrib>KIM HAE CHEON ; YEO SOON IL ; NAM EUN SOO ; CHANG WOOJIN</creatorcontrib><description>A semiconductor package is provided. The semiconductor package includes a package body, a plurality of semiconductor chips, and an external connection terminal. The package body is stacked with a plurality of sheets where conductive patterns and vias are disposed. The plurality of semiconductor chips are inserted into insert slots extending from one surface of the package body. The external connection terminal is provided on other surface opposite to the one surface of the package body. Here, the plurality of semiconductor chips are electrically connected to the external connection terminal.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140415&DB=EPODOC&CC=US&NR=8697491B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140415&DB=EPODOC&CC=US&NR=8697491B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM HAE CHEON</creatorcontrib><creatorcontrib>YEO SOON IL</creatorcontrib><creatorcontrib>NAM EUN SOO</creatorcontrib><creatorcontrib>CHANG WOOJIN</creatorcontrib><title>Semiconductor package and method of fabricating the same</title><description>A semiconductor package is provided. The semiconductor package includes a package body, a plurality of semiconductor chips, and an external connection terminal. The package body is stacked with a plurality of sheets where conductive patterns and vias are disposed. The plurality of semiconductor chips are inserted into insert slots extending from one surface of the package body. The external connection terminal is provided on other surface opposite to the one surface of the package body. Here, the plurality of semiconductor chips are electrically connected to the external connection terminal.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAITs3NTM7PSylNLskvUihITM5OTE9VSMxLUchNLcnIT1HIT1NIS0wqykxOLMnMS1coyUhVKE7MTeVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFQINS81JL4kODLcwszU0sDZ2MjIlQAgCqFC3-</recordid><startdate>20140415</startdate><enddate>20140415</enddate><creator>KIM HAE CHEON</creator><creator>YEO SOON IL</creator><creator>NAM EUN SOO</creator><creator>CHANG WOOJIN</creator><scope>EVB</scope></search><sort><creationdate>20140415</creationdate><title>Semiconductor package and method of fabricating the same</title><author>KIM HAE CHEON ; YEO SOON IL ; NAM EUN SOO ; CHANG WOOJIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8697491B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM HAE CHEON</creatorcontrib><creatorcontrib>YEO SOON IL</creatorcontrib><creatorcontrib>NAM EUN SOO</creatorcontrib><creatorcontrib>CHANG WOOJIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM HAE CHEON</au><au>YEO SOON IL</au><au>NAM EUN SOO</au><au>CHANG WOOJIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package and method of fabricating the same</title><date>2014-04-15</date><risdate>2014</risdate><abstract>A semiconductor package is provided. The semiconductor package includes a package body, a plurality of semiconductor chips, and an external connection terminal. The package body is stacked with a plurality of sheets where conductive patterns and vias are disposed. The plurality of semiconductor chips are inserted into insert slots extending from one surface of the package body. The external connection terminal is provided on other surface opposite to the one surface of the package body. Here, the plurality of semiconductor chips are electrically connected to the external connection terminal.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US8697491B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Semiconductor package and method of fabricating the same |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T07%3A24%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20HAE%20CHEON&rft.date=2014-04-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8697491B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |