Test architecture based on intelligent test sequence

A method, data processing system, and computer program product for testing a computer system. A sequencer tests the computer system using test modules arranged in a first sequence, wherein each of the test modules is for testing at least a portion of the computer system. The sequencer determines if...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	SATER ANTOINE G, YE HONG, LI JIE, DEL ROSARIO FRANCIS E
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	SATER ANTOINE G YE HONG LI JIE DEL ROSARIO FRANCIS E
description	A method, data processing system, and computer program product for testing a computer system. A sequencer tests the computer system using test modules arranged in a first sequence, wherein each of the test modules is for testing at least a portion of the computer system. The sequencer determines if an operator is available, in response to an interrupt generated by a test module. If an operator is available, the sequencer arranges the test modules into a second sequence based on a first policy. If an operator is unavailable, the sequencer arranges the test modules into a third sequence based on a second policy.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8661293B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8661293B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8661293B23</originalsourceid><addsrcrecordid>eNrjZDAJSS0uUUgsSs7ILElNLiktSlVISixOTVHIz1PIzCtJzcnJTE_NK1EoASkrTi0sTc1LTuVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwRZmZoZGlsZORsZEKAEA_-ws6g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Test architecture based on intelligent test sequence</title><source>esp@cenet</source><creator>SATER ANTOINE G ; YE HONG ; LI JIE ; DEL ROSARIO FRANCIS E</creator><creatorcontrib>SATER ANTOINE G ; YE HONG ; LI JIE ; DEL ROSARIO FRANCIS E</creatorcontrib><description>A method, data processing system, and computer program product for testing a computer system. A sequencer tests the computer system using test modules arranged in a first sequence, wherein each of the test modules is for testing at least a portion of the computer system. The sequencer determines if an operator is available, in response to an interrupt generated by a test module. If an operator is available, the sequencer arranges the test modules into a second sequence based on a first policy. If an operator is unavailable, the sequencer arranges the test modules into a third sequence based on a second policy.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140225&DB=EPODOC&CC=US&NR=8661293B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140225&DB=EPODOC&CC=US&NR=8661293B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SATER ANTOINE G</creatorcontrib><creatorcontrib>YE HONG</creatorcontrib><creatorcontrib>LI JIE</creatorcontrib><creatorcontrib>DEL ROSARIO FRANCIS E</creatorcontrib><title>Test architecture based on intelligent test sequence</title><description>A method, data processing system, and computer program product for testing a computer system. A sequencer tests the computer system using test modules arranged in a first sequence, wherein each of the test modules is for testing at least a portion of the computer system. The sequencer determines if an operator is available, in response to an interrupt generated by a test module. If an operator is available, the sequencer arranges the test modules into a second sequence based on a first policy. If an operator is unavailable, the sequencer arranges the test modules into a third sequence based on a second policy.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJSS0uUUgsSs7ILElNLiktSlVISixOTVHIz1PIzCtJzcnJTE_NK1EoASkrTi0sTc1LTuVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwRZmZoZGlsZORsZEKAEA_-ws6g</recordid><startdate>20140225</startdate><enddate>20140225</enddate><creator>SATER ANTOINE G</creator><creator>YE HONG</creator><creator>LI JIE</creator><creator>DEL ROSARIO FRANCIS E</creator><scope>EVB</scope></search><sort><creationdate>20140225</creationdate><title>Test architecture based on intelligent test sequence</title><author>SATER ANTOINE G ; YE HONG ; LI JIE ; DEL ROSARIO FRANCIS E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8661293B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SATER ANTOINE G</creatorcontrib><creatorcontrib>YE HONG</creatorcontrib><creatorcontrib>LI JIE</creatorcontrib><creatorcontrib>DEL ROSARIO FRANCIS E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SATER ANTOINE G</au><au>YE HONG</au><au>LI JIE</au><au>DEL ROSARIO FRANCIS E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Test architecture based on intelligent test sequence</title><date>2014-02-25</date><risdate>2014</risdate><abstract>A method, data processing system, and computer program product for testing a computer system. A sequencer tests the computer system using test modules arranged in a first sequence, wherein each of the test modules is for testing at least a portion of the computer system. The sequencer determines if an operator is available, in response to an interrupt generated by a test module. If an operator is available, the sequencer arranges the test modules into a second sequence based on a first policy. If an operator is unavailable, the sequencer arranges the test modules into a third sequence based on a second policy.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US8661293B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Test architecture based on intelligent test sequence
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-11T22%3A49%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SATER%20ANTOINE%20G&rft.date=2014-02-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8661293B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true