Methods and circuits for processing a data block by frames

Methods and circuits for processing a data block by frames

Methods and circuits process a data block of first bits. A circuit includes a register and a parallel combiner. The register is configured to store second bits. The second bits are iteratively a partial parity for each of multiple frames of the data block. The parallel combiner is coupled to the reg...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BARMAN KAUSHIK, ALIGAVE HERAMBA, GOVINDAMMAGARI SARVENDRA
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BARMAN KAUSHIK
ALIGAVE HERAMBA
GOVINDAMMAGARI SARVENDRA
description Methods and circuits process a data block of first bits. A circuit includes a register and a parallel combiner. The register is configured to store second bits. The second bits are iteratively a partial parity for each of multiple frames of the data block. The parallel combiner is coupled to the register and configured to generate a combination of bits from third bits and the second bits from the register. These third bits are iteratively those of the first bits within each of the frames of the data block. The circuit also includes respective exclusive-or circuits associated with the second bits. These exclusive-or circuits are coupled to the parallel combiner and the register. The respective exclusive-or circuit for each second bit is configured to generate the second bit from the combination of bits.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8656260B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8656260B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8656260B13</originalsourceid><addsrcrecordid>eNrjZLDyTS3JyE8pVkjMS1FIzixKLs0sKVZIyy9SKCjKT04tLs7MS1dIVEhJLElUSMrJT85WSKpUSCtKzE0t5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBFmamZkZmBk6GxkQoAQDyMi5j</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods and circuits for processing a data block by frames</title><source>esp@cenet</source><creator>BARMAN KAUSHIK ; ALIGAVE HERAMBA ; GOVINDAMMAGARI SARVENDRA</creator><creatorcontrib>BARMAN KAUSHIK ; ALIGAVE HERAMBA ; GOVINDAMMAGARI SARVENDRA</creatorcontrib><description>Methods and circuits process a data block of first bits. A circuit includes a register and a parallel combiner. The register is configured to store second bits. The second bits are iteratively a partial parity for each of multiple frames of the data block. The parallel combiner is coupled to the register and configured to generate a combination of bits from third bits and the second bits from the register. These third bits are iteratively those of the first bits within each of the frames of the data block. The circuit also includes respective exclusive-or circuits associated with the second bits. These exclusive-or circuits are coupled to the parallel combiner and the register. The respective exclusive-or circuit for each second bit is configured to generate the second bit from the combination of bits.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140218&amp;DB=EPODOC&amp;CC=US&amp;NR=8656260B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140218&amp;DB=EPODOC&amp;CC=US&amp;NR=8656260B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BARMAN KAUSHIK</creatorcontrib><creatorcontrib>ALIGAVE HERAMBA</creatorcontrib><creatorcontrib>GOVINDAMMAGARI SARVENDRA</creatorcontrib><title>Methods and circuits for processing a data block by frames</title><description>Methods and circuits process a data block of first bits. A circuit includes a register and a parallel combiner. The register is configured to store second bits. The second bits are iteratively a partial parity for each of multiple frames of the data block. The parallel combiner is coupled to the register and configured to generate a combination of bits from third bits and the second bits from the register. These third bits are iteratively those of the first bits within each of the frames of the data block. The circuit also includes respective exclusive-or circuits associated with the second bits. These exclusive-or circuits are coupled to the parallel combiner and the register. The respective exclusive-or circuit for each second bit is configured to generate the second bit from the combination of bits.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDyTS3JyE8pVkjMS1FIzixKLs0sKVZIyy9SKCjKT04tLs7MS1dIVEhJLElUSMrJT85WSKpUSCtKzE0t5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBFmamZkZmBk6GxkQoAQDyMi5j</recordid><startdate>20140218</startdate><enddate>20140218</enddate><creator>BARMAN KAUSHIK</creator><creator>ALIGAVE HERAMBA</creator><creator>GOVINDAMMAGARI SARVENDRA</creator><scope>EVB</scope></search><sort><creationdate>20140218</creationdate><title>Methods and circuits for processing a data block by frames</title><author>BARMAN KAUSHIK ; ALIGAVE HERAMBA ; GOVINDAMMAGARI SARVENDRA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8656260B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>BARMAN KAUSHIK</creatorcontrib><creatorcontrib>ALIGAVE HERAMBA</creatorcontrib><creatorcontrib>GOVINDAMMAGARI SARVENDRA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BARMAN KAUSHIK</au><au>ALIGAVE HERAMBA</au><au>GOVINDAMMAGARI SARVENDRA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods and circuits for processing a data block by frames</title><date>2014-02-18</date><risdate>2014</risdate><abstract>Methods and circuits process a data block of first bits. A circuit includes a register and a parallel combiner. The register is configured to store second bits. The second bits are iteratively a partial parity for each of multiple frames of the data block. The parallel combiner is coupled to the register and configured to generate a combination of bits from third bits and the second bits from the register. These third bits are iteratively those of the first bits within each of the frames of the data block. The circuit also includes respective exclusive-or circuits associated with the second bits. These exclusive-or circuits are coupled to the parallel combiner and the register. The respective exclusive-or circuit for each second bit is configured to generate the second bit from the combination of bits.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8656260B1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRICITY
title Methods and circuits for processing a data block by frames
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T14%3A12%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BARMAN%20KAUSHIK&rft.date=2014-02-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8656260B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true