Fabrication method for circuit substrate having post-fed die side power supply connections

A circuit substrate uses post-fed top side power supply connections to provide improved routing flexibility and lower power supply voltage drop/power loss. Plated-through holes are used near the outside edges of the substrate to provide power supply connections to the top metal layers of the substra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WALLS LLOYD A, PREDA FRANCESCO, SINGLETARY BRIAN L, DOURIET DANIEL
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WALLS LLOYD A
PREDA FRANCESCO
SINGLETARY BRIAN L
DOURIET DANIEL
description A circuit substrate uses post-fed top side power supply connections to provide improved routing flexibility and lower power supply voltage drop/power loss. Plated-through holes are used near the outside edges of the substrate to provide power supply connections to the top metal layers of the substrate adjacent to the die, which act as power supply planes. Pins are inserted through the plated-through holes to further lower the resistance of the power supply path(s). The bottom ends of the pins may extend past the bottom of the substrate to provide solderable interconnects for the power supply connections, or the bottom ends of the pins may be soldered to "jog" circuit patterns on a bottom metal layer of the substrate which connect the pins to one or more power supply terminals of an integrated circuit package including the substrate.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8586476B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8586476B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8586476B23</originalsourceid><addsrcrecordid>eNqNjDsOwjAMQLMwIOAOvkAXPqUziIodWFiq1HFaSyWJYhfE7SkSB2B60tPTm5t7bdvMaJVjgAdpHx34mAE548gKMrai2SpBb58cOkhRtPDkwDGBsKPJvChPYUrDGzCGQPi9ydLMvB2EVj8uDNSn6_FcUIoNSbJIgbS5XapdVW735WG9-SP5APdkO3g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fabrication method for circuit substrate having post-fed die side power supply connections</title><source>esp@cenet</source><creator>WALLS LLOYD A ; PREDA FRANCESCO ; SINGLETARY BRIAN L ; DOURIET DANIEL</creator><creatorcontrib>WALLS LLOYD A ; PREDA FRANCESCO ; SINGLETARY BRIAN L ; DOURIET DANIEL</creatorcontrib><description>A circuit substrate uses post-fed top side power supply connections to provide improved routing flexibility and lower power supply voltage drop/power loss. Plated-through holes are used near the outside edges of the substrate to provide power supply connections to the top metal layers of the substrate adjacent to the die, which act as power supply planes. Pins are inserted through the plated-through holes to further lower the resistance of the power supply path(s). The bottom ends of the pins may extend past the bottom of the substrate to provide solderable interconnects for the power supply connections, or the bottom ends of the pins may be soldered to "jog" circuit patterns on a bottom metal layer of the substrate which connect the pins to one or more power supply terminals of an integrated circuit package including the substrate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131119&amp;DB=EPODOC&amp;CC=US&amp;NR=8586476B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131119&amp;DB=EPODOC&amp;CC=US&amp;NR=8586476B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WALLS LLOYD A</creatorcontrib><creatorcontrib>PREDA FRANCESCO</creatorcontrib><creatorcontrib>SINGLETARY BRIAN L</creatorcontrib><creatorcontrib>DOURIET DANIEL</creatorcontrib><title>Fabrication method for circuit substrate having post-fed die side power supply connections</title><description>A circuit substrate uses post-fed top side power supply connections to provide improved routing flexibility and lower power supply voltage drop/power loss. Plated-through holes are used near the outside edges of the substrate to provide power supply connections to the top metal layers of the substrate adjacent to the die, which act as power supply planes. Pins are inserted through the plated-through holes to further lower the resistance of the power supply path(s). The bottom ends of the pins may extend past the bottom of the substrate to provide solderable interconnects for the power supply connections, or the bottom ends of the pins may be soldered to "jog" circuit patterns on a bottom metal layer of the substrate which connect the pins to one or more power supply terminals of an integrated circuit package including the substrate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDsOwjAMQLMwIOAOvkAXPqUziIodWFiq1HFaSyWJYhfE7SkSB2B60tPTm5t7bdvMaJVjgAdpHx34mAE548gKMrai2SpBb58cOkhRtPDkwDGBsKPJvChPYUrDGzCGQPi9ydLMvB2EVj8uDNSn6_FcUIoNSbJIgbS5XapdVW735WG9-SP5APdkO3g</recordid><startdate>20131119</startdate><enddate>20131119</enddate><creator>WALLS LLOYD A</creator><creator>PREDA FRANCESCO</creator><creator>SINGLETARY BRIAN L</creator><creator>DOURIET DANIEL</creator><scope>EVB</scope></search><sort><creationdate>20131119</creationdate><title>Fabrication method for circuit substrate having post-fed die side power supply connections</title><author>WALLS LLOYD A ; PREDA FRANCESCO ; SINGLETARY BRIAN L ; DOURIET DANIEL</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8586476B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WALLS LLOYD A</creatorcontrib><creatorcontrib>PREDA FRANCESCO</creatorcontrib><creatorcontrib>SINGLETARY BRIAN L</creatorcontrib><creatorcontrib>DOURIET DANIEL</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WALLS LLOYD A</au><au>PREDA FRANCESCO</au><au>SINGLETARY BRIAN L</au><au>DOURIET DANIEL</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fabrication method for circuit substrate having post-fed die side power supply connections</title><date>2013-11-19</date><risdate>2013</risdate><abstract>A circuit substrate uses post-fed top side power supply connections to provide improved routing flexibility and lower power supply voltage drop/power loss. Plated-through holes are used near the outside edges of the substrate to provide power supply connections to the top metal layers of the substrate adjacent to the die, which act as power supply planes. Pins are inserted through the plated-through holes to further lower the resistance of the power supply path(s). The bottom ends of the pins may extend past the bottom of the substrate to provide solderable interconnects for the power supply connections, or the bottom ends of the pins may be soldered to "jog" circuit patterns on a bottom metal layer of the substrate which connect the pins to one or more power supply terminals of an integrated circuit package including the substrate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8586476B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Fabrication method for circuit substrate having post-fed die side power supply connections
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T02%3A25%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WALLS%20LLOYD%20A&rft.date=2013-11-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8586476B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true