Semiconductor package with single sided substrate design and manufacturing methods thereof

A semiconductor package includes a substrate unit, a die electrically connected to first contact pads, and a package body covering a first patterned conductive layer and the die. The substrate unit includes: (1) the first patterned conductive layer; (2) a first dielectric layer exposing a part of th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SU YUANANG, CHEN CHIANG, HUANG SHIH-FU, LEE MING CHIANG, CHEN TZU-HUI, CHEN KUANG-HSIUNG, HSIEH PAO-MING, APPELT BERND KARL
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SU YUANANG
CHEN CHIANG
HUANG SHIH-FU
LEE MING CHIANG
CHEN TZU-HUI
CHEN KUANG-HSIUNG
HSIEH PAO-MING
APPELT BERND KARL
description A semiconductor package includes a substrate unit, a die electrically connected to first contact pads, and a package body covering a first patterned conductive layer and the die. The substrate unit includes: (1) the first patterned conductive layer; (2) a first dielectric layer exposing a part of the first patterned conductive layer to form the first contact pads; (3) a second patterned conductive layer; (4) a second dielectric layer defining openings extending from the first patterned conductive layer to the second patterned conductive layer, where the second patterned conductive layer includes second contact pads exposed by the second dielectric layer; and (5) conductive posts extending from the first patterned conductive layer to the second contact pads through the openings, each of the conductive posts filling a corresponding one of the openings. At least one of the conductive posts defines a cavity.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8569894B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8569894B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8569894B23</originalsourceid><addsrcrecordid>eNqNzTsOwjAQRdE0FAjYw2yAhp-SNghEH2hoosF-iS0SO_KMxfZJwQKobnOkuyyeDUZvYrDZaEw0sXlzD_p4dSQ-9APmWFiS_BJNrCAL8X0gDpZGDrljoznNlEaoi1ZIHRJity4WHQ-Cza-rgq6X-_m2xRRbyLxCgLaPpjyeqrI61Lv9H-QLIm07xg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package with single sided substrate design and manufacturing methods thereof</title><source>esp@cenet</source><creator>SU YUANANG ; CHEN CHIANG ; HUANG SHIH-FU ; LEE MING CHIANG ; CHEN TZU-HUI ; CHEN KUANG-HSIUNG ; HSIEH PAO-MING ; APPELT BERND KARL</creator><creatorcontrib>SU YUANANG ; CHEN CHIANG ; HUANG SHIH-FU ; LEE MING CHIANG ; CHEN TZU-HUI ; CHEN KUANG-HSIUNG ; HSIEH PAO-MING ; APPELT BERND KARL</creatorcontrib><description>A semiconductor package includes a substrate unit, a die electrically connected to first contact pads, and a package body covering a first patterned conductive layer and the die. The substrate unit includes: (1) the first patterned conductive layer; (2) a first dielectric layer exposing a part of the first patterned conductive layer to form the first contact pads; (3) a second patterned conductive layer; (4) a second dielectric layer defining openings extending from the first patterned conductive layer to the second patterned conductive layer, where the second patterned conductive layer includes second contact pads exposed by the second dielectric layer; and (5) conductive posts extending from the first patterned conductive layer to the second contact pads through the openings, each of the conductive posts filling a corresponding one of the openings. At least one of the conductive posts defines a cavity.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131029&amp;DB=EPODOC&amp;CC=US&amp;NR=8569894B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131029&amp;DB=EPODOC&amp;CC=US&amp;NR=8569894B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SU YUANANG</creatorcontrib><creatorcontrib>CHEN CHIANG</creatorcontrib><creatorcontrib>HUANG SHIH-FU</creatorcontrib><creatorcontrib>LEE MING CHIANG</creatorcontrib><creatorcontrib>CHEN TZU-HUI</creatorcontrib><creatorcontrib>CHEN KUANG-HSIUNG</creatorcontrib><creatorcontrib>HSIEH PAO-MING</creatorcontrib><creatorcontrib>APPELT BERND KARL</creatorcontrib><title>Semiconductor package with single sided substrate design and manufacturing methods thereof</title><description>A semiconductor package includes a substrate unit, a die electrically connected to first contact pads, and a package body covering a first patterned conductive layer and the die. The substrate unit includes: (1) the first patterned conductive layer; (2) a first dielectric layer exposing a part of the first patterned conductive layer to form the first contact pads; (3) a second patterned conductive layer; (4) a second dielectric layer defining openings extending from the first patterned conductive layer to the second patterned conductive layer, where the second patterned conductive layer includes second contact pads exposed by the second dielectric layer; and (5) conductive posts extending from the first patterned conductive layer to the second contact pads through the openings, each of the conductive posts filling a corresponding one of the openings. At least one of the conductive posts defines a cavity.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzTsOwjAQRdE0FAjYw2yAhp-SNghEH2hoosF-iS0SO_KMxfZJwQKobnOkuyyeDUZvYrDZaEw0sXlzD_p4dSQ-9APmWFiS_BJNrCAL8X0gDpZGDrljoznNlEaoi1ZIHRJity4WHQ-Cza-rgq6X-_m2xRRbyLxCgLaPpjyeqrI61Lv9H-QLIm07xg</recordid><startdate>20131029</startdate><enddate>20131029</enddate><creator>SU YUANANG</creator><creator>CHEN CHIANG</creator><creator>HUANG SHIH-FU</creator><creator>LEE MING CHIANG</creator><creator>CHEN TZU-HUI</creator><creator>CHEN KUANG-HSIUNG</creator><creator>HSIEH PAO-MING</creator><creator>APPELT BERND KARL</creator><scope>EVB</scope></search><sort><creationdate>20131029</creationdate><title>Semiconductor package with single sided substrate design and manufacturing methods thereof</title><author>SU YUANANG ; CHEN CHIANG ; HUANG SHIH-FU ; LEE MING CHIANG ; CHEN TZU-HUI ; CHEN KUANG-HSIUNG ; HSIEH PAO-MING ; APPELT BERND KARL</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8569894B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SU YUANANG</creatorcontrib><creatorcontrib>CHEN CHIANG</creatorcontrib><creatorcontrib>HUANG SHIH-FU</creatorcontrib><creatorcontrib>LEE MING CHIANG</creatorcontrib><creatorcontrib>CHEN TZU-HUI</creatorcontrib><creatorcontrib>CHEN KUANG-HSIUNG</creatorcontrib><creatorcontrib>HSIEH PAO-MING</creatorcontrib><creatorcontrib>APPELT BERND KARL</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SU YUANANG</au><au>CHEN CHIANG</au><au>HUANG SHIH-FU</au><au>LEE MING CHIANG</au><au>CHEN TZU-HUI</au><au>CHEN KUANG-HSIUNG</au><au>HSIEH PAO-MING</au><au>APPELT BERND KARL</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package with single sided substrate design and manufacturing methods thereof</title><date>2013-10-29</date><risdate>2013</risdate><abstract>A semiconductor package includes a substrate unit, a die electrically connected to first contact pads, and a package body covering a first patterned conductive layer and the die. The substrate unit includes: (1) the first patterned conductive layer; (2) a first dielectric layer exposing a part of the first patterned conductive layer to form the first contact pads; (3) a second patterned conductive layer; (4) a second dielectric layer defining openings extending from the first patterned conductive layer to the second patterned conductive layer, where the second patterned conductive layer includes second contact pads exposed by the second dielectric layer; and (5) conductive posts extending from the first patterned conductive layer to the second contact pads through the openings, each of the conductive posts filling a corresponding one of the openings. At least one of the conductive posts defines a cavity.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8569894B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor package with single sided substrate design and manufacturing methods thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T15%3A28%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SU%20YUANANG&rft.date=2013-10-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8569894B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true