Method and apparatus for partitioning programs to balance memory latency

Method and apparatus for partitioning programs to balance memory latency

A method of compiling code that includes partitioning instructions in the code among a plurality of processors based on memory access latency associated with the instructions is disclosed. According to one aspect of the invention, partitioning instructions includes partitioning memory access depende...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JIANG XIAODAN, DAI JINQUAN
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JIANG XIAODAN
DAI JINQUAN
description A method of compiling code that includes partitioning instructions in the code among a plurality of processors based on memory access latency associated with the instructions is disclosed. According to one aspect of the invention, partitioning instructions includes partitioning memory access dependence chains. Other embodiments are described and claimed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8543992B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8543992B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8543992B23</originalsourceid><addsrcrecordid>eNqNijEOwjAMALMwoMIf_AGWFiS6gqi6MAFzZYJbIiV25Jihv6cDD2A43Q23dv2V7C0vQF7IGRXtU2AUhaUtWBAOPEFWmRRTARN4YkT2BImS6AwRjdjPG7caMRba_lw56C73c7-jLAOVjJ6YbHjcjod907b1qW7-WL5x8DSS</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for partitioning programs to balance memory latency</title><source>esp@cenet</source><creator>JIANG XIAODAN ; DAI JINQUAN</creator><creatorcontrib>JIANG XIAODAN ; DAI JINQUAN</creatorcontrib><description>A method of compiling code that includes partitioning instructions in the code among a plurality of processors based on memory access latency associated with the instructions is disclosed. According to one aspect of the invention, partitioning instructions includes partitioning memory access dependence chains. Other embodiments are described and claimed.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130924&amp;DB=EPODOC&amp;CC=US&amp;NR=8543992B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130924&amp;DB=EPODOC&amp;CC=US&amp;NR=8543992B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JIANG XIAODAN</creatorcontrib><creatorcontrib>DAI JINQUAN</creatorcontrib><title>Method and apparatus for partitioning programs to balance memory latency</title><description>A method of compiling code that includes partitioning instructions in the code among a plurality of processors based on memory access latency associated with the instructions is disclosed. According to one aspect of the invention, partitioning instructions includes partitioning memory access dependence chains. Other embodiments are described and claimed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNijEOwjAMALMwoMIf_AGWFiS6gqi6MAFzZYJbIiV25Jihv6cDD2A43Q23dv2V7C0vQF7IGRXtU2AUhaUtWBAOPEFWmRRTARN4YkT2BImS6AwRjdjPG7caMRba_lw56C73c7-jLAOVjJ6YbHjcjod907b1qW7-WL5x8DSS</recordid><startdate>20130924</startdate><enddate>20130924</enddate><creator>JIANG XIAODAN</creator><creator>DAI JINQUAN</creator><scope>EVB</scope></search><sort><creationdate>20130924</creationdate><title>Method and apparatus for partitioning programs to balance memory latency</title><author>JIANG XIAODAN ; DAI JINQUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8543992B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>JIANG XIAODAN</creatorcontrib><creatorcontrib>DAI JINQUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JIANG XIAODAN</au><au>DAI JINQUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for partitioning programs to balance memory latency</title><date>2013-09-24</date><risdate>2013</risdate><abstract>A method of compiling code that includes partitioning instructions in the code among a plurality of processors based on memory access latency associated with the instructions is disclosed. According to one aspect of the invention, partitioning instructions includes partitioning memory access dependence chains. Other embodiments are described and claimed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8543992B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method and apparatus for partitioning programs to balance memory latency
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T04%3A21%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JIANG%20XIAODAN&rft.date=2013-09-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8543992B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true