VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands

VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands

A processor may include a plurality of processing units for processing instructions, where each processing unit is associated with a discrete instruction queue. Data is read from a data queue selected by each instruction, and a sequencer manages distribution of instructions to the plurality of discr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: STADLER MANFRED, HITZ CHRISTIAN, TRAMM MATTHIAS
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator STADLER MANFRED
HITZ CHRISTIAN
TRAMM MATTHIAS
description A processor may include a plurality of processing units for processing instructions, where each processing unit is associated with a discrete instruction queue. Data is read from a data queue selected by each instruction, and a sequencer manages distribution of instructions to the plurality of discrete instruction queues.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8458443B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8458443B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8458443B23</originalsourceid><addsrcrecordid>eNqNjL0KwkAQhNNYiPoO-wI2JkJqRVGw868My2XVA709d_eIb-Bra8SApdUw881MP3seNusjRGFHqizQeLsAPcgl8xwgBW_a-XAGH9QkuZYpnIRvvwncEyVSwFADuvawndRo2BFjEML602jEGwFHkrfTYdY74VVp9NVBBsvFbr4aU-SKNKKjQFbtt2UxLYsin03yPyovp6RMyg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands</title><source>esp@cenet</source><creator>STADLER MANFRED ; HITZ CHRISTIAN ; TRAMM MATTHIAS</creator><creatorcontrib>STADLER MANFRED ; HITZ CHRISTIAN ; TRAMM MATTHIAS</creatorcontrib><description>A processor may include a plurality of processing units for processing instructions, where each processing unit is associated with a discrete instruction queue. Data is read from a data queue selected by each instruction, and a sequencer manages distribution of instructions to the plurality of discrete instruction queues.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130604&amp;DB=EPODOC&amp;CC=US&amp;NR=8458443B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130604&amp;DB=EPODOC&amp;CC=US&amp;NR=8458443B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>STADLER MANFRED</creatorcontrib><creatorcontrib>HITZ CHRISTIAN</creatorcontrib><creatorcontrib>TRAMM MATTHIAS</creatorcontrib><title>VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands</title><description>A processor may include a plurality of processing units for processing instructions, where each processing unit is associated with a discrete instruction queue. Data is read from a data queue selected by each instruction, and a sequencer manages distribution of instructions to the plurality of discrete instruction queues.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjL0KwkAQhNNYiPoO-wI2JkJqRVGw868My2XVA709d_eIb-Bra8SApdUw881MP3seNusjRGFHqizQeLsAPcgl8xwgBW_a-XAGH9QkuZYpnIRvvwncEyVSwFADuvawndRo2BFjEML602jEGwFHkrfTYdY74VVp9NVBBsvFbr4aU-SKNKKjQFbtt2UxLYsin03yPyovp6RMyg</recordid><startdate>20130604</startdate><enddate>20130604</enddate><creator>STADLER MANFRED</creator><creator>HITZ CHRISTIAN</creator><creator>TRAMM MATTHIAS</creator><scope>EVB</scope></search><sort><creationdate>20130604</creationdate><title>VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands</title><author>STADLER MANFRED ; HITZ CHRISTIAN ; TRAMM MATTHIAS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8458443B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>STADLER MANFRED</creatorcontrib><creatorcontrib>HITZ CHRISTIAN</creatorcontrib><creatorcontrib>TRAMM MATTHIAS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>STADLER MANFRED</au><au>HITZ CHRISTIAN</au><au>TRAMM MATTHIAS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands</title><date>2013-06-04</date><risdate>2013</risdate><abstract>A processor may include a plurality of processing units for processing instructions, where each processing unit is associated with a discrete instruction queue. Data is read from a data queue selected by each instruction, and a sequencer manages distribution of instructions to the plurality of discrete instruction queues.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8458443B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T05%3A54%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=STADLER%20MANFRED&rft.date=2013-06-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8458443B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true