Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding

Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding

In one embodiment, a circuit for matrix decomposition is provided. The circuit includes an input circuit for receiving a first matrix. A permutation circuit is coupled to the input circuit and configured to interchange columns of the first matrix according to a selected permutation to produce a seco...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RAO RAGHAVENDAR M, TARN HAI-JO, MAZAHREH RAIED N
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RAO RAGHAVENDAR M
TARN HAI-JO
MAZAHREH RAIED N
description In one embodiment, a circuit for matrix decomposition is provided. The circuit includes an input circuit for receiving a first matrix. A permutation circuit is coupled to the input circuit and configured to interchange columns of the first matrix according to a selected permutation to produce a second matrix. A systolic array is coupled to the permutation circuit and configured to perform QR decomposition of the second matrix to produce a third matrix and a fourth matrix. A reverse permutation circuit is coupled to the systolic array and configured to interchange rows of the third matrix according to an inverse of the selected permutation to produce a first factor matrix and interchange rows of the fourth matrix according to the inverse of the selected permutation to produce a second factor matrix.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8406334B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8406334B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8406334B13</originalsourceid><addsrcrecordid>eNqNi00KwjAQRrtxIeod5gAVlBZxrSi6KMW_dYnJRAfSTMgEtZ7eIh7A1QfvvW-Y3esHRuv4CRGFJCmfcrD0QgMhoiYh9jlcKQGHRC29eyGdJHakQcWoOrAc4XAEg5rbwEKpv4DyBqp9VX-xIX8bZwOrnODkt6MMtpvzejfFwA1KUBo9puZyWpazRVGUq3nxR_IBg_Q_0g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding</title><source>esp@cenet</source><creator>RAO RAGHAVENDAR M ; TARN HAI-JO ; MAZAHREH RAIED N</creator><creatorcontrib>RAO RAGHAVENDAR M ; TARN HAI-JO ; MAZAHREH RAIED N</creatorcontrib><description>In one embodiment, a circuit for matrix decomposition is provided. The circuit includes an input circuit for receiving a first matrix. A permutation circuit is coupled to the input circuit and configured to interchange columns of the first matrix according to a selected permutation to produce a second matrix. A systolic array is coupled to the permutation circuit and configured to perform QR decomposition of the second matrix to produce a third matrix and a fourth matrix. A reverse permutation circuit is coupled to the systolic array and configured to interchange rows of the third matrix according to an inverse of the selected permutation to produce a first factor matrix and interchange rows of the fourth matrix according to the inverse of the selected permutation to produce a second factor matrix.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130326&amp;DB=EPODOC&amp;CC=US&amp;NR=8406334B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130326&amp;DB=EPODOC&amp;CC=US&amp;NR=8406334B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RAO RAGHAVENDAR M</creatorcontrib><creatorcontrib>TARN HAI-JO</creatorcontrib><creatorcontrib>MAZAHREH RAIED N</creatorcontrib><title>Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding</title><description>In one embodiment, a circuit for matrix decomposition is provided. The circuit includes an input circuit for receiving a first matrix. A permutation circuit is coupled to the input circuit and configured to interchange columns of the first matrix according to a selected permutation to produce a second matrix. A systolic array is coupled to the permutation circuit and configured to perform QR decomposition of the second matrix to produce a third matrix and a fourth matrix. A reverse permutation circuit is coupled to the systolic array and configured to interchange rows of the third matrix according to an inverse of the selected permutation to produce a first factor matrix and interchange rows of the fourth matrix according to the inverse of the selected permutation to produce a second factor matrix.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi00KwjAQRrtxIeod5gAVlBZxrSi6KMW_dYnJRAfSTMgEtZ7eIh7A1QfvvW-Y3esHRuv4CRGFJCmfcrD0QgMhoiYh9jlcKQGHRC29eyGdJHakQcWoOrAc4XAEg5rbwEKpv4DyBqp9VX-xIX8bZwOrnODkt6MMtpvzejfFwA1KUBo9puZyWpazRVGUq3nxR_IBg_Q_0g</recordid><startdate>20130326</startdate><enddate>20130326</enddate><creator>RAO RAGHAVENDAR M</creator><creator>TARN HAI-JO</creator><creator>MAZAHREH RAIED N</creator><scope>EVB</scope></search><sort><creationdate>20130326</creationdate><title>Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding</title><author>RAO RAGHAVENDAR M ; TARN HAI-JO ; MAZAHREH RAIED N</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8406334B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>RAO RAGHAVENDAR M</creatorcontrib><creatorcontrib>TARN HAI-JO</creatorcontrib><creatorcontrib>MAZAHREH RAIED N</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RAO RAGHAVENDAR M</au><au>TARN HAI-JO</au><au>MAZAHREH RAIED N</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding</title><date>2013-03-26</date><risdate>2013</risdate><abstract>In one embodiment, a circuit for matrix decomposition is provided. The circuit includes an input circuit for receiving a first matrix. A permutation circuit is coupled to the input circuit and configured to interchange columns of the first matrix according to a selected permutation to produce a second matrix. A systolic array is coupled to the permutation circuit and configured to perform QR decomposition of the second matrix to produce a third matrix and a fourth matrix. A reverse permutation circuit is coupled to the systolic array and configured to interchange rows of the third matrix according to an inverse of the selected permutation to produce a first factor matrix and interchange rows of the fourth matrix according to the inverse of the selected permutation to produce a second factor matrix.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8406334B1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T07%3A04%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RAO%20RAGHAVENDAR%20M&rft.date=2013-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8406334B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true