Plasma processor and plasma processing method
An etching chamber 1 incorporates a focus ring 9 so as to surround a semiconductor wafer W provided on a lower electrode 4. The plasma processor is provided with an electric potential control DC power supply 33 to control the electric potential of this focus ring 9, and so constituted that the lower...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SHIMA SHINYA KAYAMORI SATOSHI SAKAMOTO YUICHIRO KIKUCHI AKIHIRO GONDAI TADASHI UEDA TAKEHIRO HIGUCHI KIMIHIRO OOHASHI KAORU SHIBUYA MUNEHIRO |
| description | An etching chamber 1 incorporates a focus ring 9 so as to surround a semiconductor wafer W provided on a lower electrode 4. The plasma processor is provided with an electric potential control DC power supply 33 to control the electric potential of this focus ring 9, and so constituted that the lower electrode 4 is supplied with a DC voltage of, e.g., −400 to −600 V to control the electric potential of the focus ring 9. This constitution prevents surface arcing from developing along the surface of a substrate to be processed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8387562B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8387562B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8387562B23</originalsourceid><addsrcrecordid>eNrjZNANyEkszk1UKCjKT04tLs4vUkjMS1EoQBHMzEtXyE0tychP4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBFsYW5qZmRk5GxkQoAQCUFCpB</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Plasma processor and plasma processing method</title><source>esp@cenet</source><creator>SHIMA SHINYA ; KAYAMORI SATOSHI ; SAKAMOTO YUICHIRO ; KIKUCHI AKIHIRO ; GONDAI TADASHI ; UEDA TAKEHIRO ; HIGUCHI KIMIHIRO ; OOHASHI KAORU ; SHIBUYA MUNEHIRO</creator><creatorcontrib>SHIMA SHINYA ; KAYAMORI SATOSHI ; SAKAMOTO YUICHIRO ; KIKUCHI AKIHIRO ; GONDAI TADASHI ; UEDA TAKEHIRO ; HIGUCHI KIMIHIRO ; OOHASHI KAORU ; SHIBUYA MUNEHIRO</creatorcontrib><description>An etching chamber 1 incorporates a focus ring 9 so as to surround a semiconductor wafer W provided on a lower electrode 4. The plasma processor is provided with an electric potential control DC power supply 33 to control the electric potential of this focus ring 9, and so constituted that the lower electrode 4 is supplied with a DC voltage of, e.g., −400 to −600 V to control the electric potential of the focus ring 9. This constitution prevents surface arcing from developing along the surface of a substrate to be processed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CHEMICAL SURFACE TREATMENT ; CHEMISTRY ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING MATERIAL WITH METALLIC MATERIAL ; COATING METALLIC MATERIAL ; DIFFUSION TREATMENT OF METALLIC MATERIAL ; ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL ; METALLURGY ; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25 ; NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE ; SEMICONDUCTOR DEVICES ; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130305&DB=EPODOC&CC=US&NR=8387562B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130305&DB=EPODOC&CC=US&NR=8387562B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIMA SHINYA</creatorcontrib><creatorcontrib>KAYAMORI SATOSHI</creatorcontrib><creatorcontrib>SAKAMOTO YUICHIRO</creatorcontrib><creatorcontrib>KIKUCHI AKIHIRO</creatorcontrib><creatorcontrib>GONDAI TADASHI</creatorcontrib><creatorcontrib>UEDA TAKEHIRO</creatorcontrib><creatorcontrib>HIGUCHI KIMIHIRO</creatorcontrib><creatorcontrib>OOHASHI KAORU</creatorcontrib><creatorcontrib>SHIBUYA MUNEHIRO</creatorcontrib><title>Plasma processor and plasma processing method</title><description>An etching chamber 1 incorporates a focus ring 9 so as to surround a semiconductor wafer W provided on a lower electrode 4. The plasma processor is provided with an electric potential control DC power supply 33 to control the electric potential of this focus ring 9, and so constituted that the lower electrode 4 is supplied with a DC voltage of, e.g., −400 to −600 V to control the electric potential of the focus ring 9. This constitution prevents surface arcing from developing along the surface of a substrate to be processed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CHEMICAL SURFACE TREATMENT</subject><subject>CHEMISTRY</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING MATERIAL WITH METALLIC MATERIAL</subject><subject>COATING METALLIC MATERIAL</subject><subject>DIFFUSION TREATMENT OF METALLIC MATERIAL</subject><subject>ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</subject><subject>METALLURGY</subject><subject>MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25</subject><subject>NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNANyEkszk1UKCjKT04tLs4vUkjMS1EoQBHMzEtXyE0tychP4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBFsYW5qZmRk5GxkQoAQCUFCpB</recordid><startdate>20130305</startdate><enddate>20130305</enddate><creator>SHIMA SHINYA</creator><creator>KAYAMORI SATOSHI</creator><creator>SAKAMOTO YUICHIRO</creator><creator>KIKUCHI AKIHIRO</creator><creator>GONDAI TADASHI</creator><creator>UEDA TAKEHIRO</creator><creator>HIGUCHI KIMIHIRO</creator><creator>OOHASHI KAORU</creator><creator>SHIBUYA MUNEHIRO</creator><scope>EVB</scope></search><sort><creationdate>20130305</creationdate><title>Plasma processor and plasma processing method</title><author>SHIMA SHINYA ; KAYAMORI SATOSHI ; SAKAMOTO YUICHIRO ; KIKUCHI AKIHIRO ; GONDAI TADASHI ; UEDA TAKEHIRO ; HIGUCHI KIMIHIRO ; OOHASHI KAORU ; SHIBUYA MUNEHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8387562B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CHEMICAL SURFACE TREATMENT</topic><topic>CHEMISTRY</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING MATERIAL WITH METALLIC MATERIAL</topic><topic>COATING METALLIC MATERIAL</topic><topic>DIFFUSION TREATMENT OF METALLIC MATERIAL</topic><topic>ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</topic><topic>METALLURGY</topic><topic>MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25</topic><topic>NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIMA SHINYA</creatorcontrib><creatorcontrib>KAYAMORI SATOSHI</creatorcontrib><creatorcontrib>SAKAMOTO YUICHIRO</creatorcontrib><creatorcontrib>KIKUCHI AKIHIRO</creatorcontrib><creatorcontrib>GONDAI TADASHI</creatorcontrib><creatorcontrib>UEDA TAKEHIRO</creatorcontrib><creatorcontrib>HIGUCHI KIMIHIRO</creatorcontrib><creatorcontrib>OOHASHI KAORU</creatorcontrib><creatorcontrib>SHIBUYA MUNEHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIMA SHINYA</au><au>KAYAMORI SATOSHI</au><au>SAKAMOTO YUICHIRO</au><au>KIKUCHI AKIHIRO</au><au>GONDAI TADASHI</au><au>UEDA TAKEHIRO</au><au>HIGUCHI KIMIHIRO</au><au>OOHASHI KAORU</au><au>SHIBUYA MUNEHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Plasma processor and plasma processing method</title><date>2013-03-05</date><risdate>2013</risdate><abstract>An etching chamber 1 incorporates a focus ring 9 so as to surround a semiconductor wafer W provided on a lower electrode 4. The plasma processor is provided with an electric potential control DC power supply 33 to control the electric potential of this focus ring 9, and so constituted that the lower electrode 4 is supplied with a DC voltage of, e.g., −400 to −600 V to control the electric potential of the focus ring 9. This constitution prevents surface arcing from developing along the surface of a substrate to be processed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8387562B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CHEMICAL SURFACE TREATMENT CHEMISTRY COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL COATING MATERIAL WITH METALLIC MATERIAL COATING METALLIC MATERIAL DIFFUSION TREATMENT OF METALLIC MATERIAL ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL METALLURGY MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25 NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE SEMICONDUCTOR DEVICES SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION |
| title | Plasma processor and plasma processing method |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T20%3A42%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIMA%20SHINYA&rft.date=2013-03-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8387562B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |