Migrating a virtual machine across processing cells connected to an interconnect that provides data communication without cache coherency support
A system includes an interconnect, processing cells connected to the interconnect, the processing cells containing corresponding cache memories and corresponding virtual machines, and a storage cell connected to the interconnect. The storage cell stores data portions that correspond to different one...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HYSER CHRIS D WATSON BRIAN J GARDNER ROBERT D MCKEE BRET A |
| description | A system includes an interconnect, processing cells connected to the interconnect, the processing cells containing corresponding cache memories and corresponding virtual machines, and a storage cell connected to the interconnect. The storage cell stores data portions that correspond to different ones of the processing cells, and the data portions are owned by individual ones of the processing cells to enable data communication over the interconnect without cache coherency support. A first and second of the processing cells are configured to migrate a virtual machine from the first processing cell to the second processing cell, where the migrated virtual machine in the second processing cell is configured to retrieve virtual machine data from a corresponding one of the data portions in the storage cell. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8365169B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8365169B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8365169B13</originalsourceid><addsrcrecordid>eNqNjTEKwkAQRdNYiHqHuYBFCAZtFcXGSq3DMBmThc3ssjOJeAxvbAI5gNWH_9_nLbPvzTUJzUkDCINL1qOHDql1woCUgirEFIhVJ4bYewUKIkzGNVgAFHBinOYSrEWbLoOrWaFGw5Hvul4cjZ4g8HbWht6ARguPW8uJhT6gfYwh2TpbvNArb-ZcZXA5P07XLcdQsUYkFrbqed8X5S4vD8e8-AP5AfzQUNE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Migrating a virtual machine across processing cells connected to an interconnect that provides data communication without cache coherency support</title><source>esp@cenet</source><creator>HYSER CHRIS D ; WATSON BRIAN J ; GARDNER ROBERT D ; MCKEE BRET A</creator><creatorcontrib>HYSER CHRIS D ; WATSON BRIAN J ; GARDNER ROBERT D ; MCKEE BRET A</creatorcontrib><description>A system includes an interconnect, processing cells connected to the interconnect, the processing cells containing corresponding cache memories and corresponding virtual machines, and a storage cell connected to the interconnect. The storage cell stores data portions that correspond to different ones of the processing cells, and the data portions are owned by individual ones of the processing cells to enable data communication over the interconnect without cache coherency support. A first and second of the processing cells are configured to migrate a virtual machine from the first processing cell to the second processing cell, where the migrated virtual machine in the second processing cell is configured to retrieve virtual machine data from a corresponding one of the data portions in the storage cell.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130129&DB=EPODOC&CC=US&NR=8365169B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130129&DB=EPODOC&CC=US&NR=8365169B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HYSER CHRIS D</creatorcontrib><creatorcontrib>WATSON BRIAN J</creatorcontrib><creatorcontrib>GARDNER ROBERT D</creatorcontrib><creatorcontrib>MCKEE BRET A</creatorcontrib><title>Migrating a virtual machine across processing cells connected to an interconnect that provides data communication without cache coherency support</title><description>A system includes an interconnect, processing cells connected to the interconnect, the processing cells containing corresponding cache memories and corresponding virtual machines, and a storage cell connected to the interconnect. The storage cell stores data portions that correspond to different ones of the processing cells, and the data portions are owned by individual ones of the processing cells to enable data communication over the interconnect without cache coherency support. A first and second of the processing cells are configured to migrate a virtual machine from the first processing cell to the second processing cell, where the migrated virtual machine in the second processing cell is configured to retrieve virtual machine data from a corresponding one of the data portions in the storage cell.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjTEKwkAQRdNYiHqHuYBFCAZtFcXGSq3DMBmThc3ssjOJeAxvbAI5gNWH_9_nLbPvzTUJzUkDCINL1qOHDql1woCUgirEFIhVJ4bYewUKIkzGNVgAFHBinOYSrEWbLoOrWaFGw5Hvul4cjZ4g8HbWht6ARguPW8uJhT6gfYwh2TpbvNArb-ZcZXA5P07XLcdQsUYkFrbqed8X5S4vD8e8-AP5AfzQUNE</recordid><startdate>20130129</startdate><enddate>20130129</enddate><creator>HYSER CHRIS D</creator><creator>WATSON BRIAN J</creator><creator>GARDNER ROBERT D</creator><creator>MCKEE BRET A</creator><scope>EVB</scope></search><sort><creationdate>20130129</creationdate><title>Migrating a virtual machine across processing cells connected to an interconnect that provides data communication without cache coherency support</title><author>HYSER CHRIS D ; WATSON BRIAN J ; GARDNER ROBERT D ; MCKEE BRET A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8365169B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HYSER CHRIS D</creatorcontrib><creatorcontrib>WATSON BRIAN J</creatorcontrib><creatorcontrib>GARDNER ROBERT D</creatorcontrib><creatorcontrib>MCKEE BRET A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HYSER CHRIS D</au><au>WATSON BRIAN J</au><au>GARDNER ROBERT D</au><au>MCKEE BRET A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Migrating a virtual machine across processing cells connected to an interconnect that provides data communication without cache coherency support</title><date>2013-01-29</date><risdate>2013</risdate><abstract>A system includes an interconnect, processing cells connected to the interconnect, the processing cells containing corresponding cache memories and corresponding virtual machines, and a storage cell connected to the interconnect. The storage cell stores data portions that correspond to different ones of the processing cells, and the data portions are owned by individual ones of the processing cells to enable data communication over the interconnect without cache coherency support. A first and second of the processing cells are configured to migrate a virtual machine from the first processing cell to the second processing cell, where the migrated virtual machine in the second processing cell is configured to retrieve virtual machine data from a corresponding one of the data portions in the storage cell.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8365169B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Migrating a virtual machine across processing cells connected to an interconnect that provides data communication without cache coherency support |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T11%3A42%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HYSER%20CHRIS%20D&rft.date=2013-01-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8365169B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |