Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding

A semiconductor device has a semiconductor die with a plurality of bumps formed over an active surface of the semiconductor die. A plurality of first conductive traces with interconnect sites is formed over a substrate. The bumps are wider than the interconnect sites. A surface treatment is formed o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM KYUNG OE, KANG YONG HEE, SHIM SEONG BO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM KYUNG OE
KANG YONG HEE
SHIM SEONG BO
description A semiconductor device has a semiconductor die with a plurality of bumps formed over an active surface of the semiconductor die. A plurality of first conductive traces with interconnect sites is formed over a substrate. The bumps are wider than the interconnect sites. A surface treatment is formed over the first conductive traces. A plurality of second conductive traces is formed adjacent to the first conductive traces. An oxide layer is formed over the second conductive traces. A masking layer is formed over an area of the substrate away from the interconnect sites. The bumps are bonded to the interconnect sites so that the bumps cover a top surface and side surface of the interconnect sites. The oxide layer maintains electrical isolation between the bump and second conductive trace. An encapsulant is deposited around the bumps between the semiconductor die and substrate.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8349721B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8349721B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8349721B23</originalsourceid><addsrcrecordid>eNqNjDEOwjAMRbswIOAOvgADLRKwgkDshbkKjkMtpXaVpJWYuDqp1AMw_T-895bFt6aOUcUOmDSApZGRwIiFjlKrFtSB09CxvIElDt6k6XrzoQAqMKs8EqRgkOJEA3nCFBiNB446ORllAcdC0HPCFl5ZzKV1sXDGR9rMuyrgdn1c7lvqtaHY56RQap71sdqfDuXuXFZ_ID-1JEk3</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding</title><source>esp@cenet</source><creator>KIM KYUNG OE ; KANG YONG HEE ; SHIM SEONG BO</creator><creatorcontrib>KIM KYUNG OE ; KANG YONG HEE ; SHIM SEONG BO</creatorcontrib><description>A semiconductor device has a semiconductor die with a plurality of bumps formed over an active surface of the semiconductor die. A plurality of first conductive traces with interconnect sites is formed over a substrate. The bumps are wider than the interconnect sites. A surface treatment is formed over the first conductive traces. A plurality of second conductive traces is formed adjacent to the first conductive traces. An oxide layer is formed over the second conductive traces. A masking layer is formed over an area of the substrate away from the interconnect sites. The bumps are bonded to the interconnect sites so that the bumps cover a top surface and side surface of the interconnect sites. The oxide layer maintains electrical isolation between the bump and second conductive trace. An encapsulant is deposited around the bumps between the semiconductor die and substrate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130108&amp;DB=EPODOC&amp;CC=US&amp;NR=8349721B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130108&amp;DB=EPODOC&amp;CC=US&amp;NR=8349721B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM KYUNG OE</creatorcontrib><creatorcontrib>KANG YONG HEE</creatorcontrib><creatorcontrib>SHIM SEONG BO</creatorcontrib><title>Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding</title><description>A semiconductor device has a semiconductor die with a plurality of bumps formed over an active surface of the semiconductor die. A plurality of first conductive traces with interconnect sites is formed over a substrate. The bumps are wider than the interconnect sites. A surface treatment is formed over the first conductive traces. A plurality of second conductive traces is formed adjacent to the first conductive traces. An oxide layer is formed over the second conductive traces. A masking layer is formed over an area of the substrate away from the interconnect sites. The bumps are bonded to the interconnect sites so that the bumps cover a top surface and side surface of the interconnect sites. The oxide layer maintains electrical isolation between the bump and second conductive trace. An encapsulant is deposited around the bumps between the semiconductor die and substrate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDEOwjAMRbswIOAOvgADLRKwgkDshbkKjkMtpXaVpJWYuDqp1AMw_T-895bFt6aOUcUOmDSApZGRwIiFjlKrFtSB09CxvIElDt6k6XrzoQAqMKs8EqRgkOJEA3nCFBiNB446ORllAcdC0HPCFl5ZzKV1sXDGR9rMuyrgdn1c7lvqtaHY56RQap71sdqfDuXuXFZ_ID-1JEk3</recordid><startdate>20130108</startdate><enddate>20130108</enddate><creator>KIM KYUNG OE</creator><creator>KANG YONG HEE</creator><creator>SHIM SEONG BO</creator><scope>EVB</scope></search><sort><creationdate>20130108</creationdate><title>Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding</title><author>KIM KYUNG OE ; KANG YONG HEE ; SHIM SEONG BO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8349721B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM KYUNG OE</creatorcontrib><creatorcontrib>KANG YONG HEE</creatorcontrib><creatorcontrib>SHIM SEONG BO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM KYUNG OE</au><au>KANG YONG HEE</au><au>SHIM SEONG BO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding</title><date>2013-01-08</date><risdate>2013</risdate><abstract>A semiconductor device has a semiconductor die with a plurality of bumps formed over an active surface of the semiconductor die. A plurality of first conductive traces with interconnect sites is formed over a substrate. The bumps are wider than the interconnect sites. A surface treatment is formed over the first conductive traces. A plurality of second conductive traces is formed adjacent to the first conductive traces. An oxide layer is formed over the second conductive traces. A masking layer is formed over an area of the substrate away from the interconnect sites. The bumps are bonded to the interconnect sites so that the bumps cover a top surface and side surface of the interconnect sites. The oxide layer maintains electrical isolation between the bump and second conductive trace. An encapsulant is deposited around the bumps between the semiconductor die and substrate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8349721B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T02%3A52%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20KYUNG%20OE&rft.date=2013-01-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8349721B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true