Thin film transistor array panel

Thin film transistor array panel

A thin film transistor array panel includes: a substrate, a gate line disposed on the substrate, a data line intersecting the gate line, a drain electrode separated from the data line a first insulating layer covering the data line, a color filter disposed on the first insulating layer, a second ins...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MAENG CHEON-JAE, KIM MYOUNG-SUP, YOO DONG-HYUN, JUNG JUN-YOUNG
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MAENG CHEON-JAE
KIM MYOUNG-SUP
YOO DONG-HYUN
JUNG JUN-YOUNG
description A thin film transistor array panel includes: a substrate, a gate line disposed on the substrate, a data line intersecting the gate line, a drain electrode separated from the data line a first insulating layer covering the data line, a color filter disposed on the first insulating layer, a second insulating layer disposed on the color filter and having a contact hole exposing the drain electrode and the color filter and a pixel electrode disposed on the second insulating layer and connected to the drain electrode through the contact hole. The contact hole partially exposes the color filter near a portion where the drain electrode and the pixel electrode are connected to each other, and the pixel electrode covers the color filter exposed through the contact hole.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8330164B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8330164B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8330164B23</originalsourceid><addsrcrecordid>eNrjZFAIycjMU0jLzMlVKClKzCvOLC7JL1JILCpKrFQoSMxLzeFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwRbGxgaGZiZORsZEKAEAFAglDg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Thin film transistor array panel</title><source>esp@cenet</source><creator>MAENG CHEON-JAE ; KIM MYOUNG-SUP ; YOO DONG-HYUN ; JUNG JUN-YOUNG</creator><creatorcontrib>MAENG CHEON-JAE ; KIM MYOUNG-SUP ; YOO DONG-HYUN ; JUNG JUN-YOUNG</creatorcontrib><description>A thin film transistor array panel includes: a substrate, a gate line disposed on the substrate, a data line intersecting the gate line, a drain electrode separated from the data line a first insulating layer covering the data line, a color filter disposed on the first insulating layer, a second insulating layer disposed on the color filter and having a contact hole exposing the drain electrode and the color filter and a pixel electrode disposed on the second insulating layer and connected to the drain electrode through the contact hole. The contact hole partially exposes the color filter near a portion where the drain electrode and the pixel electrode are connected to each other, and the pixel electrode covers the color filter exposed through the contact hole.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121211&amp;DB=EPODOC&amp;CC=US&amp;NR=8330164B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121211&amp;DB=EPODOC&amp;CC=US&amp;NR=8330164B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MAENG CHEON-JAE</creatorcontrib><creatorcontrib>KIM MYOUNG-SUP</creatorcontrib><creatorcontrib>YOO DONG-HYUN</creatorcontrib><creatorcontrib>JUNG JUN-YOUNG</creatorcontrib><title>Thin film transistor array panel</title><description>A thin film transistor array panel includes: a substrate, a gate line disposed on the substrate, a data line intersecting the gate line, a drain electrode separated from the data line a first insulating layer covering the data line, a color filter disposed on the first insulating layer, a second insulating layer disposed on the color filter and having a contact hole exposing the drain electrode and the color filter and a pixel electrode disposed on the second insulating layer and connected to the drain electrode through the contact hole. The contact hole partially exposes the color filter near a portion where the drain electrode and the pixel electrode are connected to each other, and the pixel electrode covers the color filter exposed through the contact hole.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAIycjMU0jLzMlVKClKzCvOLC7JL1JILCpKrFQoSMxLzeFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwRbGxgaGZiZORsZEKAEAFAglDg</recordid><startdate>20121211</startdate><enddate>20121211</enddate><creator>MAENG CHEON-JAE</creator><creator>KIM MYOUNG-SUP</creator><creator>YOO DONG-HYUN</creator><creator>JUNG JUN-YOUNG</creator><scope>EVB</scope></search><sort><creationdate>20121211</creationdate><title>Thin film transistor array panel</title><author>MAENG CHEON-JAE ; KIM MYOUNG-SUP ; YOO DONG-HYUN ; JUNG JUN-YOUNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8330164B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MAENG CHEON-JAE</creatorcontrib><creatorcontrib>KIM MYOUNG-SUP</creatorcontrib><creatorcontrib>YOO DONG-HYUN</creatorcontrib><creatorcontrib>JUNG JUN-YOUNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MAENG CHEON-JAE</au><au>KIM MYOUNG-SUP</au><au>YOO DONG-HYUN</au><au>JUNG JUN-YOUNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Thin film transistor array panel</title><date>2012-12-11</date><risdate>2012</risdate><abstract>A thin film transistor array panel includes: a substrate, a gate line disposed on the substrate, a data line intersecting the gate line, a drain electrode separated from the data line a first insulating layer covering the data line, a color filter disposed on the first insulating layer, a second insulating layer disposed on the color filter and having a contact hole exposing the drain electrode and the color filter and a pixel electrode disposed on the second insulating layer and connected to the drain electrode through the contact hole. The contact hole partially exposes the color filter near a portion where the drain electrode and the pixel electrode are connected to each other, and the pixel electrode covers the color filter exposed through the contact hole.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8330164B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Thin film transistor array panel
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T21%3A28%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MAENG%20CHEON-JAE&rft.date=2012-12-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8330164B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true