Semiconductor local interconnect and contact

An integrated circuit is provided. A gate dielectric and a gate are provided respectively on and over a semiconductor substrate. A junction is formed adjacent the gate dielectric and a shaped spacer is formed around the gate. A spacer is formed under the shaped spacer and a liner is formed under the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GU TIAN HAO, HAN ZHI YONG, ONG KELVIN, CHEN TONG QING, ZHENG JIA ZHEN, YELEHANKA PRADEEP RAMACHANDRAMURTHY, CHEAH SYN KEAN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GU TIAN HAO
HAN ZHI YONG
ONG KELVIN
CHEN TONG QING
ZHENG JIA ZHEN
YELEHANKA PRADEEP RAMACHANDRAMURTHY
CHEAH SYN KEAN
description An integrated circuit is provided. A gate dielectric and a gate are provided respectively on and over a semiconductor substrate. A junction is formed adjacent the gate dielectric and a shaped spacer is formed around the gate. A spacer is formed under the shaped spacer and a liner is formed under the spacer. A first dielectric layer is formed over the semiconductor substrate, the shaped spacer, the spacer, the liner, and the gate. A second dielectric layer is formed over the first dielectric layer. A local interconnect opening is formed in the second dielectric layer down to the first dielectric layer. The local interconnect opening in the first dielectric layer is opened to expose the junction in the semiconductor substrate and the first gate. The local interconnect openings in the first and second dielectric layers are filled with a conductive material.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8304834B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8304834B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8304834B23</originalsourceid><addsrcrecordid>eNrjZNAJTs3NTM7PSylNLskvUsjJT07MUcjMK0ktAgrmpSaXKCTmpSgA2SWJySU8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSQ-NNjC2MDEwtjEyciYCCUAdscp9g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor local interconnect and contact</title><source>esp@cenet</source><creator>GU TIAN HAO ; HAN ZHI YONG ; ONG KELVIN ; CHEN TONG QING ; ZHENG JIA ZHEN ; YELEHANKA PRADEEP RAMACHANDRAMURTHY ; CHEAH SYN KEAN</creator><creatorcontrib>GU TIAN HAO ; HAN ZHI YONG ; ONG KELVIN ; CHEN TONG QING ; ZHENG JIA ZHEN ; YELEHANKA PRADEEP RAMACHANDRAMURTHY ; CHEAH SYN KEAN</creatorcontrib><description>An integrated circuit is provided. A gate dielectric and a gate are provided respectively on and over a semiconductor substrate. A junction is formed adjacent the gate dielectric and a shaped spacer is formed around the gate. A spacer is formed under the shaped spacer and a liner is formed under the spacer. A first dielectric layer is formed over the semiconductor substrate, the shaped spacer, the spacer, the liner, and the gate. A second dielectric layer is formed over the first dielectric layer. A local interconnect opening is formed in the second dielectric layer down to the first dielectric layer. The local interconnect opening in the first dielectric layer is opened to expose the junction in the semiconductor substrate and the first gate. The local interconnect openings in the first and second dielectric layers are filled with a conductive material.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121106&amp;DB=EPODOC&amp;CC=US&amp;NR=8304834B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121106&amp;DB=EPODOC&amp;CC=US&amp;NR=8304834B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GU TIAN HAO</creatorcontrib><creatorcontrib>HAN ZHI YONG</creatorcontrib><creatorcontrib>ONG KELVIN</creatorcontrib><creatorcontrib>CHEN TONG QING</creatorcontrib><creatorcontrib>ZHENG JIA ZHEN</creatorcontrib><creatorcontrib>YELEHANKA PRADEEP RAMACHANDRAMURTHY</creatorcontrib><creatorcontrib>CHEAH SYN KEAN</creatorcontrib><title>Semiconductor local interconnect and contact</title><description>An integrated circuit is provided. A gate dielectric and a gate are provided respectively on and over a semiconductor substrate. A junction is formed adjacent the gate dielectric and a shaped spacer is formed around the gate. A spacer is formed under the shaped spacer and a liner is formed under the spacer. A first dielectric layer is formed over the semiconductor substrate, the shaped spacer, the spacer, the liner, and the gate. A second dielectric layer is formed over the first dielectric layer. A local interconnect opening is formed in the second dielectric layer down to the first dielectric layer. The local interconnect opening in the first dielectric layer is opened to expose the junction in the semiconductor substrate and the first gate. The local interconnect openings in the first and second dielectric layers are filled with a conductive material.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAJTs3NTM7PSylNLskvUsjJT07MUcjMK0ktAgrmpSaXKCTmpSgA2SWJySU8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSQ-NNjC2MDEwtjEyciYCCUAdscp9g</recordid><startdate>20121106</startdate><enddate>20121106</enddate><creator>GU TIAN HAO</creator><creator>HAN ZHI YONG</creator><creator>ONG KELVIN</creator><creator>CHEN TONG QING</creator><creator>ZHENG JIA ZHEN</creator><creator>YELEHANKA PRADEEP RAMACHANDRAMURTHY</creator><creator>CHEAH SYN KEAN</creator><scope>EVB</scope></search><sort><creationdate>20121106</creationdate><title>Semiconductor local interconnect and contact</title><author>GU TIAN HAO ; HAN ZHI YONG ; ONG KELVIN ; CHEN TONG QING ; ZHENG JIA ZHEN ; YELEHANKA PRADEEP RAMACHANDRAMURTHY ; CHEAH SYN KEAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8304834B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GU TIAN HAO</creatorcontrib><creatorcontrib>HAN ZHI YONG</creatorcontrib><creatorcontrib>ONG KELVIN</creatorcontrib><creatorcontrib>CHEN TONG QING</creatorcontrib><creatorcontrib>ZHENG JIA ZHEN</creatorcontrib><creatorcontrib>YELEHANKA PRADEEP RAMACHANDRAMURTHY</creatorcontrib><creatorcontrib>CHEAH SYN KEAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GU TIAN HAO</au><au>HAN ZHI YONG</au><au>ONG KELVIN</au><au>CHEN TONG QING</au><au>ZHENG JIA ZHEN</au><au>YELEHANKA PRADEEP RAMACHANDRAMURTHY</au><au>CHEAH SYN KEAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor local interconnect and contact</title><date>2012-11-06</date><risdate>2012</risdate><abstract>An integrated circuit is provided. A gate dielectric and a gate are provided respectively on and over a semiconductor substrate. A junction is formed adjacent the gate dielectric and a shaped spacer is formed around the gate. A spacer is formed under the shaped spacer and a liner is formed under the spacer. A first dielectric layer is formed over the semiconductor substrate, the shaped spacer, the spacer, the liner, and the gate. A second dielectric layer is formed over the first dielectric layer. A local interconnect opening is formed in the second dielectric layer down to the first dielectric layer. The local interconnect opening in the first dielectric layer is opened to expose the junction in the semiconductor substrate and the first gate. The local interconnect openings in the first and second dielectric layers are filled with a conductive material.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8304834B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor local interconnect and contact
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T00%3A48%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GU%20TIAN%20HAO&rft.date=2012-11-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8304834B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true