Panel structure including transistor and connecting elements, display device including the same, and methods of manufacturing panel structure and display device
Provided may be a panel structure, a display device including the panel structure, and methods of manufacturing the panel structure and the display device. Via holes for connecting elements of the panel structure may be formed by performing one process. For example, via holes for connecting a transi...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SEON JONG-BAEK PARK KYUNG-BAE RYU MYUNG-KWAN PARK KEEAN |
description | Provided may be a panel structure, a display device including the panel structure, and methods of manufacturing the panel structure and the display device. Via holes for connecting elements of the panel structure may be formed by performing one process. For example, via holes for connecting a transistor and a conductive layer spaced apart from the transistor may be formed by performing only one process. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8294150B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8294150B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8294150B23</originalsourceid><addsrcrecordid>eNqNjTEKAjEQRbexEPUOc4AVdFXQVlEsBbWWIZl1A8kkZBLB23hUidisldUv_nv_D6vXCZksSIpZpRwJDCubteE7pIgsRpKPgKxBeWZSqTRkyREnqUEbCRafoOlhVE_uCAQd1R_XUeq8FvAtOOTcYvkqWPh5L3B_c1wNWrRCk2-OKjjsL7vjlIK_kQRUxJRu1_O62Sznq9m2WfyBvAFCrlXu</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Panel structure including transistor and connecting elements, display device including the same, and methods of manufacturing panel structure and display device</title><source>esp@cenet</source><creator>SEON JONG-BAEK ; PARK KYUNG-BAE ; RYU MYUNG-KWAN ; PARK KEEAN</creator><creatorcontrib>SEON JONG-BAEK ; PARK KYUNG-BAE ; RYU MYUNG-KWAN ; PARK KEEAN</creatorcontrib><description>Provided may be a panel structure, a display device including the panel structure, and methods of manufacturing the panel structure and the display device. Via holes for connecting elements of the panel structure may be formed by performing one process. For example, via holes for connecting a transistor and a conductive layer spaced apart from the transistor may be formed by performing only one process.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20121023&DB=EPODOC&CC=US&NR=8294150B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20121023&DB=EPODOC&CC=US&NR=8294150B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SEON JONG-BAEK</creatorcontrib><creatorcontrib>PARK KYUNG-BAE</creatorcontrib><creatorcontrib>RYU MYUNG-KWAN</creatorcontrib><creatorcontrib>PARK KEEAN</creatorcontrib><title>Panel structure including transistor and connecting elements, display device including the same, and methods of manufacturing panel structure and display device</title><description>Provided may be a panel structure, a display device including the panel structure, and methods of manufacturing the panel structure and the display device. Via holes for connecting elements of the panel structure may be formed by performing one process. For example, via holes for connecting a transistor and a conductive layer spaced apart from the transistor may be formed by performing only one process.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjTEKAjEQRbexEPUOc4AVdFXQVlEsBbWWIZl1A8kkZBLB23hUidisldUv_nv_D6vXCZksSIpZpRwJDCubteE7pIgsRpKPgKxBeWZSqTRkyREnqUEbCRafoOlhVE_uCAQd1R_XUeq8FvAtOOTcYvkqWPh5L3B_c1wNWrRCk2-OKjjsL7vjlIK_kQRUxJRu1_O62Sznq9m2WfyBvAFCrlXu</recordid><startdate>20121023</startdate><enddate>20121023</enddate><creator>SEON JONG-BAEK</creator><creator>PARK KYUNG-BAE</creator><creator>RYU MYUNG-KWAN</creator><creator>PARK KEEAN</creator><scope>EVB</scope></search><sort><creationdate>20121023</creationdate><title>Panel structure including transistor and connecting elements, display device including the same, and methods of manufacturing panel structure and display device</title><author>SEON JONG-BAEK ; PARK KYUNG-BAE ; RYU MYUNG-KWAN ; PARK KEEAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8294150B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SEON JONG-BAEK</creatorcontrib><creatorcontrib>PARK KYUNG-BAE</creatorcontrib><creatorcontrib>RYU MYUNG-KWAN</creatorcontrib><creatorcontrib>PARK KEEAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SEON JONG-BAEK</au><au>PARK KYUNG-BAE</au><au>RYU MYUNG-KWAN</au><au>PARK KEEAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Panel structure including transistor and connecting elements, display device including the same, and methods of manufacturing panel structure and display device</title><date>2012-10-23</date><risdate>2012</risdate><abstract>Provided may be a panel structure, a display device including the panel structure, and methods of manufacturing the panel structure and the display device. Via holes for connecting elements of the panel structure may be formed by performing one process. For example, via holes for connecting a transistor and a conductive layer spaced apart from the transistor may be formed by performing only one process.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US8294150B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Panel structure including transistor and connecting elements, display device including the same, and methods of manufacturing panel structure and display device |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T18%3A54%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SEON%20JONG-BAEK&rft.date=2012-10-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8294150B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |