Method and apparatus for implementing processor instructions for accelerating public-key cryptography
In response to executing an arithmetic instruction, a first number is multiplied by a second number, and a partial result from a previously executed single arithmetic instruction is fed back from a first carry save adder structure generating high order bits of the current arithmetic instruction to a...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | GURA NILS EBERLE HANS SPRACKLEN LAWRENCE RARICK LEONARD SHANTZ SHEUELING CHANG |
| description | In response to executing an arithmetic instruction, a first number is multiplied by a second number, and a partial result from a previously executed single arithmetic instruction is fed back from a first carry save adder structure generating high order bits of the current arithmetic instruction to a second carry save adder tree structure being utilized to generate low order bits of the current arithmetic instruction to generate a result that represents the first number multiplied by the second number summed with the high order bits from the previously executed arithmetic instruction. Execution of the arithmetic instruction may instead generate a result that represents the first number multiplied by the second number summed with the partial result and also summed with a third number, the third number being fed to the carry save adder tree structure. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8213606B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8213606B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8213606B23</originalsourceid><addsrcrecordid>eNqNy70KwkAQBOA0FqK-w71AQBMI1opiY6XWYV0nyeHlbrnbFHl7488DWAwDwzfzDGdoFx6G_BQRiqRDMk2Ixvbi0MOr9a2RGBgpvWefNA6sNvivI2Y4TL-PG-7Ocv7EaDiOoqGNJN24zGYNuYTVrxeZOR6u-1MOCTWSEMND69tlW2zKal3tivIP8gJhn0Bm</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for implementing processor instructions for accelerating public-key cryptography</title><source>esp@cenet</source><creator>GURA NILS ; EBERLE HANS ; SPRACKLEN LAWRENCE ; RARICK LEONARD ; SHANTZ SHEUELING CHANG</creator><creatorcontrib>GURA NILS ; EBERLE HANS ; SPRACKLEN LAWRENCE ; RARICK LEONARD ; SHANTZ SHEUELING CHANG</creatorcontrib><description>In response to executing an arithmetic instruction, a first number is multiplied by a second number, and a partial result from a previously executed single arithmetic instruction is fed back from a first carry save adder structure generating high order bits of the current arithmetic instruction to a second carry save adder tree structure being utilized to generate low order bits of the current arithmetic instruction to generate a result that represents the first number multiplied by the second number summed with the high order bits from the previously executed arithmetic instruction. Execution of the arithmetic instruction may instead generate a result that represents the first number multiplied by the second number summed with the partial result and also summed with a third number, the third number being fed to the carry save adder tree structure.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120703&DB=EPODOC&CC=US&NR=8213606B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120703&DB=EPODOC&CC=US&NR=8213606B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GURA NILS</creatorcontrib><creatorcontrib>EBERLE HANS</creatorcontrib><creatorcontrib>SPRACKLEN LAWRENCE</creatorcontrib><creatorcontrib>RARICK LEONARD</creatorcontrib><creatorcontrib>SHANTZ SHEUELING CHANG</creatorcontrib><title>Method and apparatus for implementing processor instructions for accelerating public-key cryptography</title><description>In response to executing an arithmetic instruction, a first number is multiplied by a second number, and a partial result from a previously executed single arithmetic instruction is fed back from a first carry save adder structure generating high order bits of the current arithmetic instruction to a second carry save adder tree structure being utilized to generate low order bits of the current arithmetic instruction to generate a result that represents the first number multiplied by the second number summed with the high order bits from the previously executed arithmetic instruction. Execution of the arithmetic instruction may instead generate a result that represents the first number multiplied by the second number summed with the partial result and also summed with a third number, the third number being fed to the carry save adder tree structure.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy70KwkAQBOA0FqK-w71AQBMI1opiY6XWYV0nyeHlbrnbFHl7488DWAwDwzfzDGdoFx6G_BQRiqRDMk2Ixvbi0MOr9a2RGBgpvWefNA6sNvivI2Y4TL-PG-7Ocv7EaDiOoqGNJN24zGYNuYTVrxeZOR6u-1MOCTWSEMND69tlW2zKal3tivIP8gJhn0Bm</recordid><startdate>20120703</startdate><enddate>20120703</enddate><creator>GURA NILS</creator><creator>EBERLE HANS</creator><creator>SPRACKLEN LAWRENCE</creator><creator>RARICK LEONARD</creator><creator>SHANTZ SHEUELING CHANG</creator><scope>EVB</scope></search><sort><creationdate>20120703</creationdate><title>Method and apparatus for implementing processor instructions for accelerating public-key cryptography</title><author>GURA NILS ; EBERLE HANS ; SPRACKLEN LAWRENCE ; RARICK LEONARD ; SHANTZ SHEUELING CHANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8213606B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>GURA NILS</creatorcontrib><creatorcontrib>EBERLE HANS</creatorcontrib><creatorcontrib>SPRACKLEN LAWRENCE</creatorcontrib><creatorcontrib>RARICK LEONARD</creatorcontrib><creatorcontrib>SHANTZ SHEUELING CHANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GURA NILS</au><au>EBERLE HANS</au><au>SPRACKLEN LAWRENCE</au><au>RARICK LEONARD</au><au>SHANTZ SHEUELING CHANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for implementing processor instructions for accelerating public-key cryptography</title><date>2012-07-03</date><risdate>2012</risdate><abstract>In response to executing an arithmetic instruction, a first number is multiplied by a second number, and a partial result from a previously executed single arithmetic instruction is fed back from a first carry save adder structure generating high order bits of the current arithmetic instruction to a second carry save adder tree structure being utilized to generate low order bits of the current arithmetic instruction to generate a result that represents the first number multiplied by the second number summed with the high order bits from the previously executed arithmetic instruction. Execution of the arithmetic instruction may instead generate a result that represents the first number multiplied by the second number summed with the partial result and also summed with a third number, the third number being fed to the carry save adder tree structure.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8213606B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | Method and apparatus for implementing processor instructions for accelerating public-key cryptography |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T00%3A39%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GURA%20NILS&rft.date=2012-07-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8213606B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |