Memory system and memory management method including the same
A booting method of a digital processing having a first processor and a second processor is provided. An interface between the first processor and the outside is stopped. A second processor program code is transmitted to a second memory from a first memory. A second stage loader (SSL) for the first...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HWANG GYOOOL BYUN SUNG-JAE LEE YUN-TAE LEE YOUNG-MIN IM JEON-TAEK SOHN HAN-GU KWON JIN-HYOUNG |
| description | A booting method of a digital processing having a first processor and a second processor is provided. An interface between the first processor and the outside is stopped. A second processor program code is transmitted to a second memory from a first memory. A second stage loader (SSL) for the first processor is transmitted to a buffer of the second processor from the first memory. A first processor program code is transmitted to the second memory from the first memory under the control of the second processor and an interface between the first processor and the outside is resumed. The first processor program code is downloaded fast into the second memory to decrease booting time of the digital processing system. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8209527B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8209527B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8209527B23</originalsourceid><addsrcrecordid>eNrjZLD1Tc3NL6pUKK4sLknNVUjMS1HIhYjkJuYlpqfmpuaVAEVKMvJTFDLzknNKUzLz0hVKMlIVihNzU3kYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSXxosIWRgaWpkbmTkTERSgDf2zAk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory system and memory management method including the same</title><source>esp@cenet</source><creator>HWANG GYOOOL ; BYUN SUNG-JAE ; LEE YUN-TAE ; LEE YOUNG-MIN ; IM JEON-TAEK ; SOHN HAN-GU ; KWON JIN-HYOUNG</creator><creatorcontrib>HWANG GYOOOL ; BYUN SUNG-JAE ; LEE YUN-TAE ; LEE YOUNG-MIN ; IM JEON-TAEK ; SOHN HAN-GU ; KWON JIN-HYOUNG</creatorcontrib><description>A booting method of a digital processing having a first processor and a second processor is provided. An interface between the first processor and the outside is stopped. A second processor program code is transmitted to a second memory from a first memory. A second stage loader (SSL) for the first processor is transmitted to a buffer of the second processor from the first memory. A first processor program code is transmitted to the second memory from the first memory under the control of the second processor and an interface between the first processor and the outside is resumed. The first processor program code is downloaded fast into the second memory to decrease booting time of the digital processing system.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120626&DB=EPODOC&CC=US&NR=8209527B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120626&DB=EPODOC&CC=US&NR=8209527B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HWANG GYOOOL</creatorcontrib><creatorcontrib>BYUN SUNG-JAE</creatorcontrib><creatorcontrib>LEE YUN-TAE</creatorcontrib><creatorcontrib>LEE YOUNG-MIN</creatorcontrib><creatorcontrib>IM JEON-TAEK</creatorcontrib><creatorcontrib>SOHN HAN-GU</creatorcontrib><creatorcontrib>KWON JIN-HYOUNG</creatorcontrib><title>Memory system and memory management method including the same</title><description>A booting method of a digital processing having a first processor and a second processor is provided. An interface between the first processor and the outside is stopped. A second processor program code is transmitted to a second memory from a first memory. A second stage loader (SSL) for the first processor is transmitted to a buffer of the second processor from the first memory. A first processor program code is transmitted to the second memory from the first memory under the control of the second processor and an interface between the first processor and the outside is resumed. The first processor program code is downloaded fast into the second memory to decrease booting time of the digital processing system.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD1Tc3NL6pUKK4sLknNVUjMS1HIhYjkJuYlpqfmpuaVAEVKMvJTFDLzknNKUzLz0hVKMlIVihNzU3kYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSXxosIWRgaWpkbmTkTERSgDf2zAk</recordid><startdate>20120626</startdate><enddate>20120626</enddate><creator>HWANG GYOOOL</creator><creator>BYUN SUNG-JAE</creator><creator>LEE YUN-TAE</creator><creator>LEE YOUNG-MIN</creator><creator>IM JEON-TAEK</creator><creator>SOHN HAN-GU</creator><creator>KWON JIN-HYOUNG</creator><scope>EVB</scope></search><sort><creationdate>20120626</creationdate><title>Memory system and memory management method including the same</title><author>HWANG GYOOOL ; BYUN SUNG-JAE ; LEE YUN-TAE ; LEE YOUNG-MIN ; IM JEON-TAEK ; SOHN HAN-GU ; KWON JIN-HYOUNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8209527B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>HWANG GYOOOL</creatorcontrib><creatorcontrib>BYUN SUNG-JAE</creatorcontrib><creatorcontrib>LEE YUN-TAE</creatorcontrib><creatorcontrib>LEE YOUNG-MIN</creatorcontrib><creatorcontrib>IM JEON-TAEK</creatorcontrib><creatorcontrib>SOHN HAN-GU</creatorcontrib><creatorcontrib>KWON JIN-HYOUNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HWANG GYOOOL</au><au>BYUN SUNG-JAE</au><au>LEE YUN-TAE</au><au>LEE YOUNG-MIN</au><au>IM JEON-TAEK</au><au>SOHN HAN-GU</au><au>KWON JIN-HYOUNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory system and memory management method including the same</title><date>2012-06-26</date><risdate>2012</risdate><abstract>A booting method of a digital processing having a first processor and a second processor is provided. An interface between the first processor and the outside is stopped. A second processor program code is transmitted to a second memory from a first memory. A second stage loader (SSL) for the first processor is transmitted to a buffer of the second processor from the first memory. A first processor program code is transmitted to the second memory from the first memory under the control of the second processor and an interface between the first processor and the outside is resumed. The first processor program code is downloaded fast into the second memory to decrease booting time of the digital processing system.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8209527B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Memory system and memory management method including the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T00%3A12%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HWANG%20GYOOOL&rft.date=2012-06-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8209527B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |