Peripheral adapter interrupt frequency control by estimating processor load at the peripheral adapter
Interrupt frequency control by estimating processor load in the peripheral adapter provides adaptive interrupt latency to improve performance in a processing system. A mathematical function of the depth of one or more queues of the adapter is compared to its historical value in order to provide an e...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ANAND VAIJAYANTHIMALA K RATLIFF EMILY JANE GIROUARD JANICE MARIE |
| description | Interrupt frequency control by estimating processor load in the peripheral adapter provides adaptive interrupt latency to improve performance in a processing system. A mathematical function of the depth of one or more queues of the adapter is compared to its historical value in order to provide an estimate of processor load. The estimated processor load is then used to set a parameter that controls the frequency of an interrupt generator, which may be controlled by setting an interrupt queue depth threshold, packet frequency threshold or interrupt hold-off time value. The mathematical function may be the ratio of the transmit queue depth to the receive queue depth and the historical value may be predetermined, user-settable, obtained during a calibration interval or obtained by taking a long-term average of the mathematical function of the queue depths. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8112555B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8112555B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8112555B23</originalsourceid><addsrcrecordid>eNqNjLEOwjAMBbswIOAf_AMMLYrEDAIxIgFzZdJXGikkxnGH_j0MbCwsd8vp5hXO0CADlCNxx2JQCulDHcWoV7xGJD-Rz8k0R7pPhGLhyRbSg0SzRylZKWbuiI1sAMnPclnNeo4Fq68XFR0P1_1pDcktirBHgrW3y7auG-fcrtn8kbwBR4g_9A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Peripheral adapter interrupt frequency control by estimating processor load at the peripheral adapter</title><source>esp@cenet</source><creator>ANAND VAIJAYANTHIMALA K ; RATLIFF EMILY JANE ; GIROUARD JANICE MARIE</creator><creatorcontrib>ANAND VAIJAYANTHIMALA K ; RATLIFF EMILY JANE ; GIROUARD JANICE MARIE</creatorcontrib><description>Interrupt frequency control by estimating processor load in the peripheral adapter provides adaptive interrupt latency to improve performance in a processing system. A mathematical function of the depth of one or more queues of the adapter is compared to its historical value in order to provide an estimate of processor load. The estimated processor load is then used to set a parameter that controls the frequency of an interrupt generator, which may be controlled by setting an interrupt queue depth threshold, packet frequency threshold or interrupt hold-off time value. The mathematical function may be the ratio of the transmit queue depth to the receive queue depth and the historical value may be predetermined, user-settable, obtained during a calibration interval or obtained by taking a long-term average of the mathematical function of the queue depths.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120207&DB=EPODOC&CC=US&NR=8112555B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120207&DB=EPODOC&CC=US&NR=8112555B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ANAND VAIJAYANTHIMALA K</creatorcontrib><creatorcontrib>RATLIFF EMILY JANE</creatorcontrib><creatorcontrib>GIROUARD JANICE MARIE</creatorcontrib><title>Peripheral adapter interrupt frequency control by estimating processor load at the peripheral adapter</title><description>Interrupt frequency control by estimating processor load in the peripheral adapter provides adaptive interrupt latency to improve performance in a processing system. A mathematical function of the depth of one or more queues of the adapter is compared to its historical value in order to provide an estimate of processor load. The estimated processor load is then used to set a parameter that controls the frequency of an interrupt generator, which may be controlled by setting an interrupt queue depth threshold, packet frequency threshold or interrupt hold-off time value. The mathematical function may be the ratio of the transmit queue depth to the receive queue depth and the historical value may be predetermined, user-settable, obtained during a calibration interval or obtained by taking a long-term average of the mathematical function of the queue depths.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEOwjAMBbswIOAf_AMMLYrEDAIxIgFzZdJXGikkxnGH_j0MbCwsd8vp5hXO0CADlCNxx2JQCulDHcWoV7xGJD-Rz8k0R7pPhGLhyRbSg0SzRylZKWbuiI1sAMnPclnNeo4Fq68XFR0P1_1pDcktirBHgrW3y7auG-fcrtn8kbwBR4g_9A</recordid><startdate>20120207</startdate><enddate>20120207</enddate><creator>ANAND VAIJAYANTHIMALA K</creator><creator>RATLIFF EMILY JANE</creator><creator>GIROUARD JANICE MARIE</creator><scope>EVB</scope></search><sort><creationdate>20120207</creationdate><title>Peripheral adapter interrupt frequency control by estimating processor load at the peripheral adapter</title><author>ANAND VAIJAYANTHIMALA K ; RATLIFF EMILY JANE ; GIROUARD JANICE MARIE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8112555B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>ANAND VAIJAYANTHIMALA K</creatorcontrib><creatorcontrib>RATLIFF EMILY JANE</creatorcontrib><creatorcontrib>GIROUARD JANICE MARIE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ANAND VAIJAYANTHIMALA K</au><au>RATLIFF EMILY JANE</au><au>GIROUARD JANICE MARIE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Peripheral adapter interrupt frequency control by estimating processor load at the peripheral adapter</title><date>2012-02-07</date><risdate>2012</risdate><abstract>Interrupt frequency control by estimating processor load in the peripheral adapter provides adaptive interrupt latency to improve performance in a processing system. A mathematical function of the depth of one or more queues of the adapter is compared to its historical value in order to provide an estimate of processor load. The estimated processor load is then used to set a parameter that controls the frequency of an interrupt generator, which may be controlled by setting an interrupt queue depth threshold, packet frequency threshold or interrupt hold-off time value. The mathematical function may be the ratio of the transmit queue depth to the receive queue depth and the historical value may be predetermined, user-settable, obtained during a calibration interval or obtained by taking a long-term average of the mathematical function of the queue depths.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8112555B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | Peripheral adapter interrupt frequency control by estimating processor load at the peripheral adapter |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T21%3A45%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ANAND%20VAIJAYANTHIMALA%20K&rft.date=2012-02-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8112555B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |