Implementing diagnosis of transitional scan chain defects using logic built in self test LBIST test patterns

A method, apparatus and computer program product are provided for implementing diagnostics of transitional scan chain defects using structural Logic Built In Self Test (LBIST) test patterns. A LBIST test pattern is applied to the device under test and multiple system clock sequences with variable lo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FORLENZA ORAZIO PASQUALE, FORLENZA DONATO ORAZIO, TRAN PHONG T
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FORLENZA ORAZIO PASQUALE
FORLENZA DONATO ORAZIO
TRAN PHONG T
description A method, apparatus and computer program product are provided for implementing diagnostics of transitional scan chain defects using structural Logic Built In Self Test (LBIST) test patterns. A LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a passing operating region and scan data is unloaded. The LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a failing operating region for the device under test and scan data is unloaded. Then the unload data from the passing operating region and the failing operating region are compared. The identified latches having different results are identified as potential AC defective latches. The identified potential AC defective latches are sent to a Physical Failure Analysis system.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8086924B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8086924B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8086924B23</originalsourceid><addsrcrecordid>eNqNi0EKwkAMRbtxIeodcgFBqkjdVhQL7lrXJU7TMTDNDE16fyt6AFfvw_tvmYVqSIEGEmPx0DF6icoKsQcbUZSNo2AAdSjgXsgCHfXkTGHSTxKiZwfPiYPBLJXCXJIa3Muqbr4zoRmNouts0WNQ2vy4yuB6ac63LaXYkiZ0JGTtoy52xfGUH8p8_8flDa9jQXA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Implementing diagnosis of transitional scan chain defects using logic built in self test LBIST test patterns</title><source>esp@cenet</source><creator>FORLENZA ORAZIO PASQUALE ; FORLENZA DONATO ORAZIO ; TRAN PHONG T</creator><creatorcontrib>FORLENZA ORAZIO PASQUALE ; FORLENZA DONATO ORAZIO ; TRAN PHONG T</creatorcontrib><description>A method, apparatus and computer program product are provided for implementing diagnostics of transitional scan chain defects using structural Logic Built In Self Test (LBIST) test patterns. A LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a passing operating region and scan data is unloaded. The LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a failing operating region for the device under test and scan data is unloaded. Then the unload data from the passing operating region and the failing operating region are compared. The identified latches having different results are identified as potential AC defective latches. The identified potential AC defective latches are sent to a Physical Failure Analysis system.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111227&amp;DB=EPODOC&amp;CC=US&amp;NR=8086924B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111227&amp;DB=EPODOC&amp;CC=US&amp;NR=8086924B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FORLENZA ORAZIO PASQUALE</creatorcontrib><creatorcontrib>FORLENZA DONATO ORAZIO</creatorcontrib><creatorcontrib>TRAN PHONG T</creatorcontrib><title>Implementing diagnosis of transitional scan chain defects using logic built in self test LBIST test patterns</title><description>A method, apparatus and computer program product are provided for implementing diagnostics of transitional scan chain defects using structural Logic Built In Self Test (LBIST) test patterns. A LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a passing operating region and scan data is unloaded. The LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a failing operating region for the device under test and scan data is unloaded. Then the unload data from the passing operating region and the failing operating region are compared. The identified latches having different results are identified as potential AC defective latches. The identified potential AC defective latches are sent to a Physical Failure Analysis system.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi0EKwkAMRbtxIeodcgFBqkjdVhQL7lrXJU7TMTDNDE16fyt6AFfvw_tvmYVqSIEGEmPx0DF6icoKsQcbUZSNo2AAdSjgXsgCHfXkTGHSTxKiZwfPiYPBLJXCXJIa3Muqbr4zoRmNouts0WNQ2vy4yuB6ac63LaXYkiZ0JGTtoy52xfGUH8p8_8flDa9jQXA</recordid><startdate>20111227</startdate><enddate>20111227</enddate><creator>FORLENZA ORAZIO PASQUALE</creator><creator>FORLENZA DONATO ORAZIO</creator><creator>TRAN PHONG T</creator><scope>EVB</scope></search><sort><creationdate>20111227</creationdate><title>Implementing diagnosis of transitional scan chain defects using logic built in self test LBIST test patterns</title><author>FORLENZA ORAZIO PASQUALE ; FORLENZA DONATO ORAZIO ; TRAN PHONG T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8086924B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>FORLENZA ORAZIO PASQUALE</creatorcontrib><creatorcontrib>FORLENZA DONATO ORAZIO</creatorcontrib><creatorcontrib>TRAN PHONG T</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FORLENZA ORAZIO PASQUALE</au><au>FORLENZA DONATO ORAZIO</au><au>TRAN PHONG T</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Implementing diagnosis of transitional scan chain defects using logic built in self test LBIST test patterns</title><date>2011-12-27</date><risdate>2011</risdate><abstract>A method, apparatus and computer program product are provided for implementing diagnostics of transitional scan chain defects using structural Logic Built In Self Test (LBIST) test patterns. A LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a passing operating region and scan data is unloaded. The LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a failing operating region for the device under test and scan data is unloaded. Then the unload data from the passing operating region and the failing operating region are compared. The identified latches having different results are identified as potential AC defective latches. The identified potential AC defective latches are sent to a Physical Failure Analysis system.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8086924B2
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Implementing diagnosis of transitional scan chain defects using logic built in self test LBIST test patterns
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T16%3A04%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FORLENZA%20ORAZIO%20PASQUALE&rft.date=2011-12-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8086924B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true