Timing controller, data processing method using the same and display apparatus having the same

A timing controller includes a receiver and a clock generator connected to output terminals of the receiver. The clock generator receives an external clock signal through the receiver and periodically modulates a frequency of the external clock signal to generate a modulation clock signal that is us...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YEO JANG-HYUN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YEO JANG-HYUN
description A timing controller includes a receiver and a clock generator connected to output terminals of the receiver. The clock generator receives an external clock signal through the receiver and periodically modulates a frequency of the external clock signal to generate a modulation clock signal that is used to process a plurality of pixel data. The clock generator controls a delay time of the modulation clock signal based on a modulation rate of the frequency of the modulation clock signal. According to the timing controller, circuit blocks connected to output terminals of the clock generator are operated by the modulation clock signal. Thus, the circuit blocks operated by the delayed modulation clock signal may be prevented from malfunction due to electromagnetic interference.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8068084B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8068084B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8068084B23</originalsourceid><addsrcrecordid>eNqNirsKAjEQAK-xEPUf9gMUDhVJfaLYe7YeS7KaQB5Ldk_w70WxsLQahplpc-1DCvkOtmStJUaqS3CoCFyLJZF3S6S-OBg_op5AMBFgduCCcMQnIDNW1FHA4-P3mjeTG0ahxZezBo6Hfn9aEZeBhNFSJh0uZ9PuTGu23Xrzx_ICy048Vg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Timing controller, data processing method using the same and display apparatus having the same</title><source>esp@cenet</source><creator>YEO JANG-HYUN</creator><creatorcontrib>YEO JANG-HYUN</creatorcontrib><description>A timing controller includes a receiver and a clock generator connected to output terminals of the receiver. The clock generator receives an external clock signal through the receiver and periodically modulates a frequency of the external clock signal to generate a modulation clock signal that is used to process a plurality of pixel data. The clock generator controls a delay time of the modulation clock signal based on a modulation rate of the frequency of the modulation clock signal. According to the timing controller, circuit blocks connected to output terminals of the clock generator are operated by the modulation clock signal. Thus, the circuit blocks operated by the delayed modulation clock signal may be prevented from malfunction due to electromagnetic interference.</description><language>eng</language><subject>ADVERTISING ; ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION ; CRYPTOGRAPHY ; DISPLAY ; EDUCATION ; PHYSICS ; SEALS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111129&amp;DB=EPODOC&amp;CC=US&amp;NR=8068084B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111129&amp;DB=EPODOC&amp;CC=US&amp;NR=8068084B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YEO JANG-HYUN</creatorcontrib><title>Timing controller, data processing method using the same and display apparatus having the same</title><description>A timing controller includes a receiver and a clock generator connected to output terminals of the receiver. The clock generator receives an external clock signal through the receiver and periodically modulates a frequency of the external clock signal to generate a modulation clock signal that is used to process a plurality of pixel data. The clock generator controls a delay time of the modulation clock signal based on a modulation rate of the frequency of the modulation clock signal. According to the timing controller, circuit blocks connected to output terminals of the clock generator are operated by the modulation clock signal. Thus, the circuit blocks operated by the delayed modulation clock signal may be prevented from malfunction due to electromagnetic interference.</description><subject>ADVERTISING</subject><subject>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</subject><subject>CRYPTOGRAPHY</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>PHYSICS</subject><subject>SEALS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirsKAjEQAK-xEPUf9gMUDhVJfaLYe7YeS7KaQB5Ldk_w70WxsLQahplpc-1DCvkOtmStJUaqS3CoCFyLJZF3S6S-OBg_op5AMBFgduCCcMQnIDNW1FHA4-P3mjeTG0ahxZezBo6Hfn9aEZeBhNFSJh0uZ9PuTGu23Xrzx_ICy048Vg</recordid><startdate>20111129</startdate><enddate>20111129</enddate><creator>YEO JANG-HYUN</creator><scope>EVB</scope></search><sort><creationdate>20111129</creationdate><title>Timing controller, data processing method using the same and display apparatus having the same</title><author>YEO JANG-HYUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8068084B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>ADVERTISING</topic><topic>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</topic><topic>CRYPTOGRAPHY</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>PHYSICS</topic><topic>SEALS</topic><toplevel>online_resources</toplevel><creatorcontrib>YEO JANG-HYUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YEO JANG-HYUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Timing controller, data processing method using the same and display apparatus having the same</title><date>2011-11-29</date><risdate>2011</risdate><abstract>A timing controller includes a receiver and a clock generator connected to output terminals of the receiver. The clock generator receives an external clock signal through the receiver and periodically modulates a frequency of the external clock signal to generate a modulation clock signal that is used to process a plurality of pixel data. The clock generator controls a delay time of the modulation clock signal based on a modulation rate of the frequency of the modulation clock signal. According to the timing controller, circuit blocks connected to output terminals of the clock generator are operated by the modulation clock signal. Thus, the circuit blocks operated by the delayed modulation clock signal may be prevented from malfunction due to electromagnetic interference.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8068084B2
source esp@cenet
subjects ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
CRYPTOGRAPHY
DISPLAY
EDUCATION
PHYSICS
SEALS
title Timing controller, data processing method using the same and display apparatus having the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T21%3A38%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YEO%20JANG-HYUN&rft.date=2011-11-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8068084B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true