Method and system for providing security to processors

Method and system for providing security to processors

There are various methods of securing programs and data on a processor. The external address enable pin of the processor is sampled upon a power-on or reset to the processor, to determine whether or not accesses to external memory are allowed. Other changes to the external address enable pin are the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEUNG HUGO, YUAN LU, CHIU TERENCE, ONODIPE BOLANLE OLADAPO
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEUNG HUGO
YUAN LU
CHIU TERENCE
ONODIPE BOLANLE OLADAPO
description There are various methods of securing programs and data on a processor. The external address enable pin of the processor is sampled upon a power-on or reset to the processor, to determine whether or not accesses to external memory are allowed. Other changes to the external address enable pin are thereafter ignored. In addition, if it is determined that an internal memory access is occurring, the contents of such an access can be masked to prevent unauthorized viewing of the memory contents via an external memory bus. In addition, a programmable security bit may be set to disable the dumping of flash memory contents, allowing only the erasing of the flash memory.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8060929B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8060929B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8060929B23</originalsourceid><addsrcrecordid>eNrjZDDzTS3JyE9RSMxLUSiuLC5JzVVIyy9SKCjKL8tMycxLVyhOTS4tyiypVCjJB4kmpxYX5xcV8zCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSS-NBgCwMzA0sjSycjYyKUAABz_i3T</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for providing security to processors</title><source>esp@cenet</source><creator>CHEUNG HUGO ; YUAN LU ; CHIU TERENCE ; ONODIPE BOLANLE OLADAPO</creator><creatorcontrib>CHEUNG HUGO ; YUAN LU ; CHIU TERENCE ; ONODIPE BOLANLE OLADAPO</creatorcontrib><description>There are various methods of securing programs and data on a processor. The external address enable pin of the processor is sampled upon a power-on or reset to the processor, to determine whether or not accesses to external memory are allowed. Other changes to the external address enable pin are thereafter ignored. In addition, if it is determined that an internal memory access is occurring, the contents of such an access can be masked to prevent unauthorized viewing of the memory contents via an external memory bus. In addition, a programmable security bit may be set to disable the dumping of flash memory contents, allowing only the erasing of the flash memory.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111115&amp;DB=EPODOC&amp;CC=US&amp;NR=8060929B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111115&amp;DB=EPODOC&amp;CC=US&amp;NR=8060929B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEUNG HUGO</creatorcontrib><creatorcontrib>YUAN LU</creatorcontrib><creatorcontrib>CHIU TERENCE</creatorcontrib><creatorcontrib>ONODIPE BOLANLE OLADAPO</creatorcontrib><title>Method and system for providing security to processors</title><description>There are various methods of securing programs and data on a processor. The external address enable pin of the processor is sampled upon a power-on or reset to the processor, to determine whether or not accesses to external memory are allowed. Other changes to the external address enable pin are thereafter ignored. In addition, if it is determined that an internal memory access is occurring, the contents of such an access can be masked to prevent unauthorized viewing of the memory contents via an external memory bus. In addition, a programmable security bit may be set to disable the dumping of flash memory contents, allowing only the erasing of the flash memory.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDzTS3JyE9RSMxLUSiuLC5JzVVIyy9SKCjKL8tMycxLVyhOTS4tyiypVCjJB4kmpxYX5xcV8zCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSS-NBgCwMzA0sjSycjYyKUAABz_i3T</recordid><startdate>20111115</startdate><enddate>20111115</enddate><creator>CHEUNG HUGO</creator><creator>YUAN LU</creator><creator>CHIU TERENCE</creator><creator>ONODIPE BOLANLE OLADAPO</creator><scope>EVB</scope></search><sort><creationdate>20111115</creationdate><title>Method and system for providing security to processors</title><author>CHEUNG HUGO ; YUAN LU ; CHIU TERENCE ; ONODIPE BOLANLE OLADAPO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8060929B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEUNG HUGO</creatorcontrib><creatorcontrib>YUAN LU</creatorcontrib><creatorcontrib>CHIU TERENCE</creatorcontrib><creatorcontrib>ONODIPE BOLANLE OLADAPO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEUNG HUGO</au><au>YUAN LU</au><au>CHIU TERENCE</au><au>ONODIPE BOLANLE OLADAPO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for providing security to processors</title><date>2011-11-15</date><risdate>2011</risdate><abstract>There are various methods of securing programs and data on a processor. The external address enable pin of the processor is sampled upon a power-on or reset to the processor, to determine whether or not accesses to external memory are allowed. Other changes to the external address enable pin are thereafter ignored. In addition, if it is determined that an internal memory access is occurring, the contents of such an access can be masked to prevent unauthorized viewing of the memory contents via an external memory bus. In addition, a programmable security bit may be set to disable the dumping of flash memory contents, allowing only the erasing of the flash memory.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8060929B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method and system for providing security to processors
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T07%3A22%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEUNG%20HUGO&rft.date=2011-11-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8060929B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true