Hardware recovery responsive to concurrent maintenance
Disclosed is a computer implemented method, data processing system, and apparatus to respond to detection of a hardware interface error on a system bus, for example, during a concurrent maintenance operation. The service processor may receive an error on the system bus. The error identifies at least...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LO ERLANDER BISHOP BRADLEY W BAILEY SHELDON RAY SEGURA ALLEGRA R KITAMORN ALONGKORN |
| description | Disclosed is a computer implemented method, data processing system, and apparatus to respond to detection of a hardware interface error on a system bus, for example, during a concurrent maintenance operation. The service processor may receive an error on the system bus. The error identifies at least one field replaceable unit and may inhibit the suppression of clock signal to the field replaceable unit. The service processor adds an identifier of the field replaceable unit to an eligible Field Replaceable Unit (FRU) list. The service processor recursively adds at least one field replaceable unit that the field replaceable unit depends upon. The service processor suppresses the clock signal to the field replaceable unit. The service processor inhibits tagging the field replaceable unit as unusable for next initial program load. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8010838B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8010838B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8010838B23</originalsourceid><addsrcrecordid>eNrjZDDzSCxKKU8sSlUoSk3OL0stqgQyigvy84ozy1IVSvIVkvPzkkuLilLzShRyEzPzSlLzEvOSU3kYWNMSc4pTeaE0N4OCm2uIs4duakF-PFB_YnJqXmpJfGiwhYGhgYWxhZORMRFKAKDZLhs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Hardware recovery responsive to concurrent maintenance</title><source>esp@cenet</source><creator>LO ERLANDER ; BISHOP BRADLEY W ; BAILEY SHELDON RAY ; SEGURA ALLEGRA R ; KITAMORN ALONGKORN</creator><creatorcontrib>LO ERLANDER ; BISHOP BRADLEY W ; BAILEY SHELDON RAY ; SEGURA ALLEGRA R ; KITAMORN ALONGKORN</creatorcontrib><description>Disclosed is a computer implemented method, data processing system, and apparatus to respond to detection of a hardware interface error on a system bus, for example, during a concurrent maintenance operation. The service processor may receive an error on the system bus. The error identifies at least one field replaceable unit and may inhibit the suppression of clock signal to the field replaceable unit. The service processor adds an identifier of the field replaceable unit to an eligible Field Replaceable Unit (FRU) list. The service processor recursively adds at least one field replaceable unit that the field replaceable unit depends upon. The service processor suppresses the clock signal to the field replaceable unit. The service processor inhibits tagging the field replaceable unit as unusable for next initial program load.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110830&DB=EPODOC&CC=US&NR=8010838B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110830&DB=EPODOC&CC=US&NR=8010838B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LO ERLANDER</creatorcontrib><creatorcontrib>BISHOP BRADLEY W</creatorcontrib><creatorcontrib>BAILEY SHELDON RAY</creatorcontrib><creatorcontrib>SEGURA ALLEGRA R</creatorcontrib><creatorcontrib>KITAMORN ALONGKORN</creatorcontrib><title>Hardware recovery responsive to concurrent maintenance</title><description>Disclosed is a computer implemented method, data processing system, and apparatus to respond to detection of a hardware interface error on a system bus, for example, during a concurrent maintenance operation. The service processor may receive an error on the system bus. The error identifies at least one field replaceable unit and may inhibit the suppression of clock signal to the field replaceable unit. The service processor adds an identifier of the field replaceable unit to an eligible Field Replaceable Unit (FRU) list. The service processor recursively adds at least one field replaceable unit that the field replaceable unit depends upon. The service processor suppresses the clock signal to the field replaceable unit. The service processor inhibits tagging the field replaceable unit as unusable for next initial program load.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDzSCxKKU8sSlUoSk3OL0stqgQyigvy84ozy1IVSvIVkvPzkkuLilLzShRyEzPzSlLzEvOSU3kYWNMSc4pTeaE0N4OCm2uIs4duakF-PFB_YnJqXmpJfGiwhYGhgYWxhZORMRFKAKDZLhs</recordid><startdate>20110830</startdate><enddate>20110830</enddate><creator>LO ERLANDER</creator><creator>BISHOP BRADLEY W</creator><creator>BAILEY SHELDON RAY</creator><creator>SEGURA ALLEGRA R</creator><creator>KITAMORN ALONGKORN</creator><scope>EVB</scope></search><sort><creationdate>20110830</creationdate><title>Hardware recovery responsive to concurrent maintenance</title><author>LO ERLANDER ; BISHOP BRADLEY W ; BAILEY SHELDON RAY ; SEGURA ALLEGRA R ; KITAMORN ALONGKORN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8010838B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LO ERLANDER</creatorcontrib><creatorcontrib>BISHOP BRADLEY W</creatorcontrib><creatorcontrib>BAILEY SHELDON RAY</creatorcontrib><creatorcontrib>SEGURA ALLEGRA R</creatorcontrib><creatorcontrib>KITAMORN ALONGKORN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LO ERLANDER</au><au>BISHOP BRADLEY W</au><au>BAILEY SHELDON RAY</au><au>SEGURA ALLEGRA R</au><au>KITAMORN ALONGKORN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Hardware recovery responsive to concurrent maintenance</title><date>2011-08-30</date><risdate>2011</risdate><abstract>Disclosed is a computer implemented method, data processing system, and apparatus to respond to detection of a hardware interface error on a system bus, for example, during a concurrent maintenance operation. The service processor may receive an error on the system bus. The error identifies at least one field replaceable unit and may inhibit the suppression of clock signal to the field replaceable unit. The service processor adds an identifier of the field replaceable unit to an eligible Field Replaceable Unit (FRU) list. The service processor recursively adds at least one field replaceable unit that the field replaceable unit depends upon. The service processor suppresses the clock signal to the field replaceable unit. The service processor inhibits tagging the field replaceable unit as unusable for next initial program load.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8010838B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Hardware recovery responsive to concurrent maintenance |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T07%3A05%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LO%20ERLANDER&rft.date=2011-08-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8010838B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |