Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board

Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board

An intermediate multilayer wiring board product includes: a stack of a plurality of resin insulating layers, a first conductor layer, and a second conductor layer. The stack includes: a product forming region comprising a plurality of product portions arranged along a major surface of the stack, eac...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ASANO TOSHIYA, UENO SEIGO
Format: Patent
Sprache:eng
Schlagworte:
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ASANO TOSHIYA
UENO SEIGO
description An intermediate multilayer wiring board product includes: a stack of a plurality of resin insulating layers, a first conductor layer, and a second conductor layer. The stack includes: a product forming region comprising a plurality of product portions arranged along a major surface of the stack, each of the plurality of product portions to become a product of the multilayer wiring board; and a frame portion surrounding the product forming region. The first conductor layer is formed on at least one of the plurality of resin insulating layers within each of the plurality of product portions. The second conductor layer is formed on at least one of the plurality of resin insulating layers within the frame portion. The frame portion has a plurality of cuts penetrating the frame portion in a thickness direction thereof, the plurality of cuts being arranged at substantially equal intervals.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7977580B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7977580B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7977580B23</originalsourceid><addsrcrecordid>eNqNyz0KAjEQQOE0FqLeYQ6gIIpEW5cVrdV6mU0mayB_zE4Qby-IrWD1mu9NVX9JQhzJehSCWIP4gC9ieHr2aYA-I1sonG01sgRMFiLJI1twmSFiqg6N1I_9cc_VxGEYafHtTMGpvTXnFZXc0VjQUCLp7ld90Hq3Xx832z_IG1M8Psg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board</title><source>esp@cenet</source><creator>ASANO TOSHIYA ; UENO SEIGO</creator><creatorcontrib>ASANO TOSHIYA ; UENO SEIGO</creatorcontrib><description>An intermediate multilayer wiring board product includes: a stack of a plurality of resin insulating layers, a first conductor layer, and a second conductor layer. The stack includes: a product forming region comprising a plurality of product portions arranged along a major surface of the stack, each of the plurality of product portions to become a product of the multilayer wiring board; and a frame portion surrounding the product forming region. The first conductor layer is formed on at least one of the plurality of resin insulating layers within each of the plurality of product portions. The second conductor layer is formed on at least one of the plurality of resin insulating layers within the frame portion. The frame portion has a plurality of cuts penetrating the frame portion in a thickness direction thereof, the plurality of cuts being arranged at substantially equal intervals.</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110712&amp;DB=EPODOC&amp;CC=US&amp;NR=7977580B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110712&amp;DB=EPODOC&amp;CC=US&amp;NR=7977580B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ASANO TOSHIYA</creatorcontrib><creatorcontrib>UENO SEIGO</creatorcontrib><title>Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board</title><description>An intermediate multilayer wiring board product includes: a stack of a plurality of resin insulating layers, a first conductor layer, and a second conductor layer. The stack includes: a product forming region comprising a plurality of product portions arranged along a major surface of the stack, each of the plurality of product portions to become a product of the multilayer wiring board; and a frame portion surrounding the product forming region. The first conductor layer is formed on at least one of the plurality of resin insulating layers within each of the plurality of product portions. The second conductor layer is formed on at least one of the plurality of resin insulating layers within the frame portion. The frame portion has a plurality of cuts penetrating the frame portion in a thickness direction thereof, the plurality of cuts being arranged at substantially equal intervals.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyz0KAjEQQOE0FqLeYQ6gIIpEW5cVrdV6mU0mayB_zE4Qby-IrWD1mu9NVX9JQhzJehSCWIP4gC9ieHr2aYA-I1sonG01sgRMFiLJI1twmSFiqg6N1I_9cc_VxGEYafHtTMGpvTXnFZXc0VjQUCLp7ld90Hq3Xx832z_IG1M8Psg</recordid><startdate>20110712</startdate><enddate>20110712</enddate><creator>ASANO TOSHIYA</creator><creator>UENO SEIGO</creator><scope>EVB</scope></search><sort><creationdate>20110712</creationdate><title>Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board</title><author>ASANO TOSHIYA ; UENO SEIGO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7977580B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>ASANO TOSHIYA</creatorcontrib><creatorcontrib>UENO SEIGO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ASANO TOSHIYA</au><au>UENO SEIGO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board</title><date>2011-07-12</date><risdate>2011</risdate><abstract>An intermediate multilayer wiring board product includes: a stack of a plurality of resin insulating layers, a first conductor layer, and a second conductor layer. The stack includes: a product forming region comprising a plurality of product portions arranged along a major surface of the stack, each of the plurality of product portions to become a product of the multilayer wiring board; and a frame portion surrounding the product forming region. The first conductor layer is formed on at least one of the plurality of resin insulating layers within each of the plurality of product portions. The second conductor layer is formed on at least one of the plurality of resin insulating layers within the frame portion. The frame portion has a plurality of cuts penetrating the frame portion in a thickness direction thereof, the plurality of cuts being arranged at substantially equal intervals.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7977580B2
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T02%3A12%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ASANO%20TOSHIYA&rft.date=2011-07-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7977580B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true