Enhanced integrated circuit package
A semiconductor including a selectively plated lead frame is disclosed. The lead frame contains a die pad and a plurality of lead fingers, where each lead finger is formed with a bonding pad on the center portion of the lead finger by selective plating. The surface area of the lead finger material i...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LI TUNG LOK |
description | A semiconductor including a selectively plated lead frame is disclosed. The lead frame contains a die pad and a plurality of lead fingers, where each lead finger is formed with a bonding pad on the center portion of the lead finger by selective plating. The surface area of the lead finger material is increased so the adhesion to molding material is improved. The edges of the lead finger tips are half etched to further increase the surface area of lead finger material. A method of manufacturing the lead frame is also provided. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7973394B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7973394B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7973394B23</originalsourceid><addsrcrecordid>eNrjZFB2zctIzEtOTVHIzCtJTS9KLAEykzOLkkszSxQKEpOzE9NTeRhY0xJzilN5oTQ3g4Kba4izh25qQX58ajFQVWpeakl8aLC5pbmxsaWJk5ExEUoAnwgmTA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Enhanced integrated circuit package</title><source>esp@cenet</source><creator>LI TUNG LOK</creator><creatorcontrib>LI TUNG LOK</creatorcontrib><description>A semiconductor including a selectively plated lead frame is disclosed. The lead frame contains a die pad and a plurality of lead fingers, where each lead finger is formed with a bonding pad on the center portion of the lead finger by selective plating. The surface area of the lead finger material is increased so the adhesion to molding material is improved. The edges of the lead finger tips are half etched to further increase the surface area of lead finger material. A method of manufacturing the lead frame is also provided.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110705&DB=EPODOC&CC=US&NR=7973394B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110705&DB=EPODOC&CC=US&NR=7973394B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LI TUNG LOK</creatorcontrib><title>Enhanced integrated circuit package</title><description>A semiconductor including a selectively plated lead frame is disclosed. The lead frame contains a die pad and a plurality of lead fingers, where each lead finger is formed with a bonding pad on the center portion of the lead finger by selective plating. The surface area of the lead finger material is increased so the adhesion to molding material is improved. The edges of the lead finger tips are half etched to further increase the surface area of lead finger material. A method of manufacturing the lead frame is also provided.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFB2zctIzEtOTVHIzCtJTS9KLAEykzOLkkszSxQKEpOzE9NTeRhY0xJzilN5oTQ3g4Kba4izh25qQX58ajFQVWpeakl8aLC5pbmxsaWJk5ExEUoAnwgmTA</recordid><startdate>20110705</startdate><enddate>20110705</enddate><creator>LI TUNG LOK</creator><scope>EVB</scope></search><sort><creationdate>20110705</creationdate><title>Enhanced integrated circuit package</title><author>LI TUNG LOK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7973394B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LI TUNG LOK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LI TUNG LOK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Enhanced integrated circuit package</title><date>2011-07-05</date><risdate>2011</risdate><abstract>A semiconductor including a selectively plated lead frame is disclosed. The lead frame contains a die pad and a plurality of lead fingers, where each lead finger is formed with a bonding pad on the center portion of the lead finger by selective plating. The surface area of the lead finger material is increased so the adhesion to molding material is improved. The edges of the lead finger tips are half etched to further increase the surface area of lead finger material. A method of manufacturing the lead frame is also provided.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US7973394B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Enhanced integrated circuit package |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T18%3A58%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LI%20TUNG%20LOK&rft.date=2011-07-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7973394B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |