Wires on demand: run-time communication synthesis for reconfigurable computing
A method, and system, for reconfiguring an FPGA which has a static region and a dynamic region is provided. The method includes the steps of: (a) providing a dynamic module library having information of predetermined modules; (b) receiving a reconfiguration request external to the FPGA; (c) computin...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | PLETRI JORGE A. SURIS RICE JUSTIN D BOWEN JOHN K ATHANAS PETER DUNHAM TIMOTHY G SHELBURNE MATTHEW T PATTERSON CAMERON GRAF JONATHAN |
| description | A method, and system, for reconfiguring an FPGA which has a static region and a dynamic region is provided. The method includes the steps of: (a) providing a dynamic module library having information of predetermined modules; (b) receiving a reconfiguration request external to the FPGA; (c) computing reconfiguration of the FPGA at a predetermined location using predetermined module information from the dynamic module library and the reconfiguration request, and generating reconfigurable partial bitstreams; and (d) sending partial bitstreams from the predetermined location to the FPGA to perform the reconfiguration. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7902866B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7902866B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7902866B13</originalsourceid><addsrcrecordid>eNrjZPALzyxKLVbIz1NISc1NzEuxUigqzdMtycxNVUjOz80tzctMTizJBEoXV-aVZKQWZxYrpOUXKRSlJufnpWWmlxYlJuWAlRaUlmTmpfMwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYHNLAyMLMzMnQ2MilAAA8PE3EQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Wires on demand: run-time communication synthesis for reconfigurable computing</title><source>esp@cenet</source><creator>PLETRI JORGE A. SURIS ; RICE JUSTIN D ; BOWEN JOHN K ; ATHANAS PETER ; DUNHAM TIMOTHY G ; SHELBURNE MATTHEW T ; PATTERSON CAMERON ; GRAF JONATHAN</creator><creatorcontrib>PLETRI JORGE A. SURIS ; RICE JUSTIN D ; BOWEN JOHN K ; ATHANAS PETER ; DUNHAM TIMOTHY G ; SHELBURNE MATTHEW T ; PATTERSON CAMERON ; GRAF JONATHAN</creatorcontrib><description>A method, and system, for reconfiguring an FPGA which has a static region and a dynamic region is provided. The method includes the steps of: (a) providing a dynamic module library having information of predetermined modules; (b) receiving a reconfiguration request external to the FPGA; (c) computing reconfiguration of the FPGA at a predetermined location using predetermined module information from the dynamic module library and the reconfiguration request, and generating reconfigurable partial bitstreams; and (d) sending partial bitstreams from the predetermined location to the FPGA to perform the reconfiguration.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110308&DB=EPODOC&CC=US&NR=7902866B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110308&DB=EPODOC&CC=US&NR=7902866B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PLETRI JORGE A. SURIS</creatorcontrib><creatorcontrib>RICE JUSTIN D</creatorcontrib><creatorcontrib>BOWEN JOHN K</creatorcontrib><creatorcontrib>ATHANAS PETER</creatorcontrib><creatorcontrib>DUNHAM TIMOTHY G</creatorcontrib><creatorcontrib>SHELBURNE MATTHEW T</creatorcontrib><creatorcontrib>PATTERSON CAMERON</creatorcontrib><creatorcontrib>GRAF JONATHAN</creatorcontrib><title>Wires on demand: run-time communication synthesis for reconfigurable computing</title><description>A method, and system, for reconfiguring an FPGA which has a static region and a dynamic region is provided. The method includes the steps of: (a) providing a dynamic module library having information of predetermined modules; (b) receiving a reconfiguration request external to the FPGA; (c) computing reconfiguration of the FPGA at a predetermined location using predetermined module information from the dynamic module library and the reconfiguration request, and generating reconfigurable partial bitstreams; and (d) sending partial bitstreams from the predetermined location to the FPGA to perform the reconfiguration.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPALzyxKLVbIz1NISc1NzEuxUigqzdMtycxNVUjOz80tzctMTizJBEoXV-aVZKQWZxYrpOUXKRSlJufnpWWmlxYlJuWAlRaUlmTmpfMwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYHNLAyMLMzMnQ2MilAAA8PE3EQ</recordid><startdate>20110308</startdate><enddate>20110308</enddate><creator>PLETRI JORGE A. SURIS</creator><creator>RICE JUSTIN D</creator><creator>BOWEN JOHN K</creator><creator>ATHANAS PETER</creator><creator>DUNHAM TIMOTHY G</creator><creator>SHELBURNE MATTHEW T</creator><creator>PATTERSON CAMERON</creator><creator>GRAF JONATHAN</creator><scope>EVB</scope></search><sort><creationdate>20110308</creationdate><title>Wires on demand: run-time communication synthesis for reconfigurable computing</title><author>PLETRI JORGE A. SURIS ; RICE JUSTIN D ; BOWEN JOHN K ; ATHANAS PETER ; DUNHAM TIMOTHY G ; SHELBURNE MATTHEW T ; PATTERSON CAMERON ; GRAF JONATHAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7902866B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>PLETRI JORGE A. SURIS</creatorcontrib><creatorcontrib>RICE JUSTIN D</creatorcontrib><creatorcontrib>BOWEN JOHN K</creatorcontrib><creatorcontrib>ATHANAS PETER</creatorcontrib><creatorcontrib>DUNHAM TIMOTHY G</creatorcontrib><creatorcontrib>SHELBURNE MATTHEW T</creatorcontrib><creatorcontrib>PATTERSON CAMERON</creatorcontrib><creatorcontrib>GRAF JONATHAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PLETRI JORGE A. SURIS</au><au>RICE JUSTIN D</au><au>BOWEN JOHN K</au><au>ATHANAS PETER</au><au>DUNHAM TIMOTHY G</au><au>SHELBURNE MATTHEW T</au><au>PATTERSON CAMERON</au><au>GRAF JONATHAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Wires on demand: run-time communication synthesis for reconfigurable computing</title><date>2011-03-08</date><risdate>2011</risdate><abstract>A method, and system, for reconfiguring an FPGA which has a static region and a dynamic region is provided. The method includes the steps of: (a) providing a dynamic module library having information of predetermined modules; (b) receiving a reconfiguration request external to the FPGA; (c) computing reconfiguration of the FPGA at a predetermined location using predetermined module information from the dynamic module library and the reconfiguration request, and generating reconfigurable partial bitstreams; and (d) sending partial bitstreams from the predetermined location to the FPGA to perform the reconfiguration.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7902866B1 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE |
| title | Wires on demand: run-time communication synthesis for reconfigurable computing |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T20%3A51%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PLETRI%20JORGE%20A.%20SURIS&rft.date=2011-03-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7902866B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |