Method and architecture for power management of an electronic device
A method of reducing static power consumption in a low power electronic device. The electronic device including one or more power islands, each power island including: a local storage capacitor coupling a local power grid to a local ground grid; and a functional circuit connected between the local p...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | VENTRONE SEBASTIAN THEODORE GOODNOW KENNETH JOSEPH BERNSTEIN KERRY WILLIAMS KEITH ROBERT OGILVIE CLARENCE ROSSER |
| description | A method of reducing static power consumption in a low power electronic device. The electronic device including one or more power islands, each power island including: a local storage capacitor coupling a local power grid to a local ground grid; and a functional circuit connected between the local power grid and the local ground grid; a global storage capacitor coupling a global power grid to a global ground grid, each local ground grid connected to the global ground grid; one or more switches, each switch selectively connecting the global power grid to a single and different corresponding local power grid; and a power dispatch unit adapted to open and close the one or more switches. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7831935B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7831935B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7831935B23</originalsourceid><addsrcrecordid>eNrjZHDxTS3JyE9RSMwD4qLkjMyS1OSS0qJUhbT8IoWC_PLUIoXcxLzE9NTc1LwShfw0oEKF1BygmqL8vMxkhZTUsszkVB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEh8abG5hbGhpbOpkZEyEEgBL8jKJ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and architecture for power management of an electronic device</title><source>esp@cenet</source><creator>VENTRONE SEBASTIAN THEODORE ; GOODNOW KENNETH JOSEPH ; BERNSTEIN KERRY ; WILLIAMS KEITH ROBERT ; OGILVIE CLARENCE ROSSER</creator><creatorcontrib>VENTRONE SEBASTIAN THEODORE ; GOODNOW KENNETH JOSEPH ; BERNSTEIN KERRY ; WILLIAMS KEITH ROBERT ; OGILVIE CLARENCE ROSSER</creatorcontrib><description>A method of reducing static power consumption in a low power electronic device. The electronic device including one or more power islands, each power island including: a local storage capacitor coupling a local power grid to a local ground grid; and a functional circuit connected between the local power grid and the local ground grid; a global storage capacitor coupling a global power grid to a global ground grid, each local ground grid connected to the global ground grid; one or more switches, each switch selectively connecting the global power grid to a single and different corresponding local power grid; and a power dispatch unit adapted to open and close the one or more switches.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101109&DB=EPODOC&CC=US&NR=7831935B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101109&DB=EPODOC&CC=US&NR=7831935B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>VENTRONE SEBASTIAN THEODORE</creatorcontrib><creatorcontrib>GOODNOW KENNETH JOSEPH</creatorcontrib><creatorcontrib>BERNSTEIN KERRY</creatorcontrib><creatorcontrib>WILLIAMS KEITH ROBERT</creatorcontrib><creatorcontrib>OGILVIE CLARENCE ROSSER</creatorcontrib><title>Method and architecture for power management of an electronic device</title><description>A method of reducing static power consumption in a low power electronic device. The electronic device including one or more power islands, each power island including: a local storage capacitor coupling a local power grid to a local ground grid; and a functional circuit connected between the local power grid and the local ground grid; a global storage capacitor coupling a global power grid to a global ground grid, each local ground grid connected to the global ground grid; one or more switches, each switch selectively connecting the global power grid to a single and different corresponding local power grid; and a power dispatch unit adapted to open and close the one or more switches.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDxTS3JyE9RSMwD4qLkjMyS1OSS0qJUhbT8IoWC_PLUIoXcxLzE9NTc1LwShfw0oEKF1BygmqL8vMxkhZTUsszkVB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEh8abG5hbGhpbOpkZEyEEgBL8jKJ</recordid><startdate>20101109</startdate><enddate>20101109</enddate><creator>VENTRONE SEBASTIAN THEODORE</creator><creator>GOODNOW KENNETH JOSEPH</creator><creator>BERNSTEIN KERRY</creator><creator>WILLIAMS KEITH ROBERT</creator><creator>OGILVIE CLARENCE ROSSER</creator><scope>EVB</scope></search><sort><creationdate>20101109</creationdate><title>Method and architecture for power management of an electronic device</title><author>VENTRONE SEBASTIAN THEODORE ; GOODNOW KENNETH JOSEPH ; BERNSTEIN KERRY ; WILLIAMS KEITH ROBERT ; OGILVIE CLARENCE ROSSER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7831935B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>VENTRONE SEBASTIAN THEODORE</creatorcontrib><creatorcontrib>GOODNOW KENNETH JOSEPH</creatorcontrib><creatorcontrib>BERNSTEIN KERRY</creatorcontrib><creatorcontrib>WILLIAMS KEITH ROBERT</creatorcontrib><creatorcontrib>OGILVIE CLARENCE ROSSER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>VENTRONE SEBASTIAN THEODORE</au><au>GOODNOW KENNETH JOSEPH</au><au>BERNSTEIN KERRY</au><au>WILLIAMS KEITH ROBERT</au><au>OGILVIE CLARENCE ROSSER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and architecture for power management of an electronic device</title><date>2010-11-09</date><risdate>2010</risdate><abstract>A method of reducing static power consumption in a low power electronic device. The electronic device including one or more power islands, each power island including: a local storage capacitor coupling a local power grid to a local ground grid; and a functional circuit connected between the local power grid and the local ground grid; a global storage capacitor coupling a global power grid to a global ground grid, each local ground grid connected to the global ground grid; one or more switches, each switch selectively connecting the global power grid to a single and different corresponding local power grid; and a power dispatch unit adapted to open and close the one or more switches.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7831935B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Method and architecture for power management of an electronic device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T10%3A25%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=VENTRONE%20SEBASTIAN%20THEODORE&rft.date=2010-11-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7831935B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |