Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices

Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices

A structure, memory devices using the structure, and methods of fabricating the structure. The structure includes: an array of nano-fins, each nano-fin comprising an elongated block of semiconductor material extending axially along a first direction, the nano-fins arranged in groups of at least two...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SHENOY ROHIT SUDHIR, GOPALAKRISHNAN KAILASH
Format: Patent
Sprache:eng
Schlagworte:
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SHENOY ROHIT SUDHIR
GOPALAKRISHNAN KAILASH
description A structure, memory devices using the structure, and methods of fabricating the structure. The structure includes: an array of nano-fins, each nano-fin comprising an elongated block of semiconductor material extending axially along a first direction, the nano-fins arranged in groups of at least two nano-fins each, wherein ends of nano-fins of each adjacent group of nano-fins are staggered with respect to each other on both a first and a second side of the array; wherein nano-fins of each group of nano-fins are electrically connected to a common contact that is specific to each group of nano-fins such that the common contacts comprise a first common contact on the first side of the array and a second common contact on the second side of the array; and wherein each group of nano-fins has at least two gates that electrically control the conductance of nano-fins of the each group of nano-fins.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7763932B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7763932B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7763932B23</originalsourceid><addsrcrecordid>eNqNjLEKwjAQQLs4iPoP9wNZGrC4KoqLkzqXa3JpDpqkJBehf--gH9DpwePxtk191ElYDSzgefTKUiwsCwQKKS9g6cOGAKMFzMazkJGafyKQ-GQhOXA4ZDYoHEcIK35l32wcToUOf-4auF1fl7uiOfVUZjQUSfr3s-uO-qTbc6tXJF9i5EU-</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices</title><source>esp@cenet</source><creator>SHENOY ROHIT SUDHIR ; GOPALAKRISHNAN KAILASH</creator><creatorcontrib>SHENOY ROHIT SUDHIR ; GOPALAKRISHNAN KAILASH</creatorcontrib><description>A structure, memory devices using the structure, and methods of fabricating the structure. The structure includes: an array of nano-fins, each nano-fin comprising an elongated block of semiconductor material extending axially along a first direction, the nano-fins arranged in groups of at least two nano-fins each, wherein ends of nano-fins of each adjacent group of nano-fins are staggered with respect to each other on both a first and a second side of the array; wherein nano-fins of each group of nano-fins are electrically connected to a common contact that is specific to each group of nano-fins such that the common contacts comprise a first common contact on the first side of the array and a second common contact on the second side of the array; and wherein each group of nano-fins has at least two gates that electrically control the conductance of nano-fins of the each group of nano-fins.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100727&amp;DB=EPODOC&amp;CC=US&amp;NR=7763932B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100727&amp;DB=EPODOC&amp;CC=US&amp;NR=7763932B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHENOY ROHIT SUDHIR</creatorcontrib><creatorcontrib>GOPALAKRISHNAN KAILASH</creatorcontrib><title>Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices</title><description>A structure, memory devices using the structure, and methods of fabricating the structure. The structure includes: an array of nano-fins, each nano-fin comprising an elongated block of semiconductor material extending axially along a first direction, the nano-fins arranged in groups of at least two nano-fins each, wherein ends of nano-fins of each adjacent group of nano-fins are staggered with respect to each other on both a first and a second side of the array; wherein nano-fins of each group of nano-fins are electrically connected to a common contact that is specific to each group of nano-fins such that the common contacts comprise a first common contact on the first side of the array and a second common contact on the second side of the array; and wherein each group of nano-fins has at least two gates that electrically control the conductance of nano-fins of the each group of nano-fins.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEKwjAQQLs4iPoP9wNZGrC4KoqLkzqXa3JpDpqkJBehf--gH9DpwePxtk191ElYDSzgefTKUiwsCwQKKS9g6cOGAKMFzMazkJGafyKQ-GQhOXA4ZDYoHEcIK35l32wcToUOf-4auF1fl7uiOfVUZjQUSfr3s-uO-qTbc6tXJF9i5EU-</recordid><startdate>20100727</startdate><enddate>20100727</enddate><creator>SHENOY ROHIT SUDHIR</creator><creator>GOPALAKRISHNAN KAILASH</creator><scope>EVB</scope></search><sort><creationdate>20100727</creationdate><title>Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices</title><author>SHENOY ROHIT SUDHIR ; GOPALAKRISHNAN KAILASH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7763932B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>SHENOY ROHIT SUDHIR</creatorcontrib><creatorcontrib>GOPALAKRISHNAN KAILASH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHENOY ROHIT SUDHIR</au><au>GOPALAKRISHNAN KAILASH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices</title><date>2010-07-27</date><risdate>2010</risdate><abstract>A structure, memory devices using the structure, and methods of fabricating the structure. The structure includes: an array of nano-fins, each nano-fin comprising an elongated block of semiconductor material extending axially along a first direction, the nano-fins arranged in groups of at least two nano-fins each, wherein ends of nano-fins of each adjacent group of nano-fins are staggered with respect to each other on both a first and a second side of the array; wherein nano-fins of each group of nano-fins are electrically connected to a common contact that is specific to each group of nano-fins such that the common contacts comprise a first common contact on the first side of the array and a second common contact on the second side of the array; and wherein each group of nano-fins has at least two gates that electrically control the conductance of nano-fins of the each group of nano-fins.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7763932B2
source esp@cenet
subjects ELECTRICITY
title Multi-bit high-density memory device and architecture and method of fabricating multi-bit high-density memory devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T03%3A58%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHENOY%20ROHIT%20SUDHIR&rft.date=2010-07-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7763932B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true