Architecture of function blocks and wirings in a structured ASIC and configurable driver cell of a logic cell zone
An integrated semiconductor circuit has a regular array of logic function blocks (L) and a regular array of wiring zones (X) corresponding thereto. The wiring lines in at least one wiring layer of a wiring zone (X) are realized as line segments that are continuous within the wiring zone and are inte...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SCHEPPLER MICHAEL KOEPPE SIEGMAR GLIESE JOERG KAMP WINFRIED |
| description | An integrated semiconductor circuit has a regular array of logic function blocks (L) and a regular array of wiring zones (X) corresponding thereto. The wiring lines in at least one wiring layer of a wiring zone (X) are realized as line segments that are continuous within the wiring zone and are interrupted at zone boundaries. Furthermore, the semiconductor circuit comprises driver cells that surround a logic cell of the logic function block in an L-shaped manner. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7755110B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7755110B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7755110B23</originalsourceid><addsrcrecordid>eNqNzEEKwjAQheFuXIh6h7mAYJXSdS2Krqvrkk4ndTBMyiRR8PRi9QCuHj98vHmmleKNI2FMSuAt2CQY2Qt0zuM9gJEenqwsQwAWMBCipkn3UDXnegLoxfKQ1HSOoFd-kAKSc59DA84PjN9-eaFlNrPGBVr9dpHB8XCpT2safUthNEhCsb02ZVkUeb7Zb3d_kDf46ULO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Architecture of function blocks and wirings in a structured ASIC and configurable driver cell of a logic cell zone</title><source>esp@cenet</source><creator>SCHEPPLER MICHAEL ; KOEPPE SIEGMAR ; GLIESE JOERG ; KAMP WINFRIED</creator><creatorcontrib>SCHEPPLER MICHAEL ; KOEPPE SIEGMAR ; GLIESE JOERG ; KAMP WINFRIED</creatorcontrib><description>An integrated semiconductor circuit has a regular array of logic function blocks (L) and a regular array of wiring zones (X) corresponding thereto. The wiring lines in at least one wiring layer of a wiring zone (X) are realized as line segments that are continuous within the wiring zone and are interrupted at zone boundaries. Furthermore, the semiconductor circuit comprises driver cells that surround a logic cell of the logic function block in an L-shaped manner.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PULSE TECHNIQUE ; SEMICONDUCTOR DEVICES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100713&DB=EPODOC&CC=US&NR=7755110B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100713&DB=EPODOC&CC=US&NR=7755110B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SCHEPPLER MICHAEL</creatorcontrib><creatorcontrib>KOEPPE SIEGMAR</creatorcontrib><creatorcontrib>GLIESE JOERG</creatorcontrib><creatorcontrib>KAMP WINFRIED</creatorcontrib><title>Architecture of function blocks and wirings in a structured ASIC and configurable driver cell of a logic cell zone</title><description>An integrated semiconductor circuit has a regular array of logic function blocks (L) and a regular array of wiring zones (X) corresponding thereto. The wiring lines in at least one wiring layer of a wiring zone (X) are realized as line segments that are continuous within the wiring zone and are interrupted at zone boundaries. Furthermore, the semiconductor circuit comprises driver cells that surround a logic cell of the logic function block in an L-shaped manner.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzEEKwjAQheFuXIh6h7mAYJXSdS2Krqvrkk4ndTBMyiRR8PRi9QCuHj98vHmmleKNI2FMSuAt2CQY2Qt0zuM9gJEenqwsQwAWMBCipkn3UDXnegLoxfKQ1HSOoFd-kAKSc59DA84PjN9-eaFlNrPGBVr9dpHB8XCpT2safUthNEhCsb02ZVkUeb7Zb3d_kDf46ULO</recordid><startdate>20100713</startdate><enddate>20100713</enddate><creator>SCHEPPLER MICHAEL</creator><creator>KOEPPE SIEGMAR</creator><creator>GLIESE JOERG</creator><creator>KAMP WINFRIED</creator><scope>EVB</scope></search><sort><creationdate>20100713</creationdate><title>Architecture of function blocks and wirings in a structured ASIC and configurable driver cell of a logic cell zone</title><author>SCHEPPLER MICHAEL ; KOEPPE SIEGMAR ; GLIESE JOERG ; KAMP WINFRIED</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7755110B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SCHEPPLER MICHAEL</creatorcontrib><creatorcontrib>KOEPPE SIEGMAR</creatorcontrib><creatorcontrib>GLIESE JOERG</creatorcontrib><creatorcontrib>KAMP WINFRIED</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SCHEPPLER MICHAEL</au><au>KOEPPE SIEGMAR</au><au>GLIESE JOERG</au><au>KAMP WINFRIED</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Architecture of function blocks and wirings in a structured ASIC and configurable driver cell of a logic cell zone</title><date>2010-07-13</date><risdate>2010</risdate><abstract>An integrated semiconductor circuit has a regular array of logic function blocks (L) and a regular array of wiring zones (X) corresponding thereto. The wiring lines in at least one wiring layer of a wiring zone (X) are realized as line segments that are continuous within the wiring zone and are interrupted at zone boundaries. Furthermore, the semiconductor circuit comprises driver cells that surround a logic cell of the logic function block in an L-shaped manner.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7755110B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PULSE TECHNIQUE SEMICONDUCTOR DEVICES |
| title | Architecture of function blocks and wirings in a structured ASIC and configurable driver cell of a logic cell zone |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T18%3A57%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SCHEPPLER%20MICHAEL&rft.date=2010-07-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7755110B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |