System and method for using resource pools and instruction pools for processor design verification and validation

System and method for using resource pools and instruction pools for processor design verification and validation

A system and method for using resource pools and instruction pools for processor design verification and validation is presented. A test case generator organizes processor resources into resource pools using a resource pool mask. Next, the test case generator separates instructions into instruction...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHOUDHURY SHUBHODEEP ROY, HATTI SUNIL SURESH, DUSANAPUDI MANOJ, MOHARIL RAHUL SHARAD, KAPOOR SHAKTI
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHOUDHURY SHUBHODEEP ROY
HATTI SUNIL SURESH
DUSANAPUDI MANOJ
MOHARIL RAHUL SHARAD
KAPOOR SHAKTI
description A system and method for using resource pools and instruction pools for processor design verification and validation is presented. A test case generator organizes processor resources into resource pools using a resource pool mask. Next, the test case generator separates instructions into instruction pools based upon the resources that each instruction requires. The test case generator then creates a test case using one or more sub test cases by assigning a resource pool to each sub test case, identifying instruction pools that correspond the assigned test case, and building each sub test case using instructions included in the identified instruction pools.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7752499B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7752499B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7752499B23</originalsourceid><addsrcrecordid>eNqNyzEOwjAMBdAuDAi4gy_AUkBVVxCIvTBXUeIUS2kc4qQSt4dGPQCT__96Xlfv7iMJR1DewIjpxQYsR8hCfoCIwjlqhMDspBjykmLWidgv68xDZI0iv2RQaPAwYSRLWhU3_03KkSl1W62scoK75W4quF0fl_seA_coQWn0mPpn1zSn-ti25_rwB_kCk7pEfw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for using resource pools and instruction pools for processor design verification and validation</title><source>esp@cenet</source><creator>CHOUDHURY SHUBHODEEP ROY ; HATTI SUNIL SURESH ; DUSANAPUDI MANOJ ; MOHARIL RAHUL SHARAD ; KAPOOR SHAKTI</creator><creatorcontrib>CHOUDHURY SHUBHODEEP ROY ; HATTI SUNIL SURESH ; DUSANAPUDI MANOJ ; MOHARIL RAHUL SHARAD ; KAPOOR SHAKTI</creatorcontrib><description>A system and method for using resource pools and instruction pools for processor design verification and validation is presented. A test case generator organizes processor resources into resource pools using a resource pool mask. Next, the test case generator separates instructions into instruction pools based upon the resources that each instruction requires. The test case generator then creates a test case using one or more sub test cases by assigning a resource pool to each sub test case, identifying instruction pools that correspond the assigned test case, and building each sub test case using instructions included in the identified instruction pools.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100706&amp;DB=EPODOC&amp;CC=US&amp;NR=7752499B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100706&amp;DB=EPODOC&amp;CC=US&amp;NR=7752499B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHOUDHURY SHUBHODEEP ROY</creatorcontrib><creatorcontrib>HATTI SUNIL SURESH</creatorcontrib><creatorcontrib>DUSANAPUDI MANOJ</creatorcontrib><creatorcontrib>MOHARIL RAHUL SHARAD</creatorcontrib><creatorcontrib>KAPOOR SHAKTI</creatorcontrib><title>System and method for using resource pools and instruction pools for processor design verification and validation</title><description>A system and method for using resource pools and instruction pools for processor design verification and validation is presented. A test case generator organizes processor resources into resource pools using a resource pool mask. Next, the test case generator separates instructions into instruction pools based upon the resources that each instruction requires. The test case generator then creates a test case using one or more sub test cases by assigning a resource pool to each sub test case, identifying instruction pools that correspond the assigned test case, and building each sub test case using instructions included in the identified instruction pools.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyzEOwjAMBdAuDAi4gy_AUkBVVxCIvTBXUeIUS2kc4qQSt4dGPQCT__96Xlfv7iMJR1DewIjpxQYsR8hCfoCIwjlqhMDspBjykmLWidgv68xDZI0iv2RQaPAwYSRLWhU3_03KkSl1W62scoK75W4quF0fl_seA_coQWn0mPpn1zSn-ti25_rwB_kCk7pEfw</recordid><startdate>20100706</startdate><enddate>20100706</enddate><creator>CHOUDHURY SHUBHODEEP ROY</creator><creator>HATTI SUNIL SURESH</creator><creator>DUSANAPUDI MANOJ</creator><creator>MOHARIL RAHUL SHARAD</creator><creator>KAPOOR SHAKTI</creator><scope>EVB</scope></search><sort><creationdate>20100706</creationdate><title>System and method for using resource pools and instruction pools for processor design verification and validation</title><author>CHOUDHURY SHUBHODEEP ROY ; HATTI SUNIL SURESH ; DUSANAPUDI MANOJ ; MOHARIL RAHUL SHARAD ; KAPOOR SHAKTI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7752499B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHOUDHURY SHUBHODEEP ROY</creatorcontrib><creatorcontrib>HATTI SUNIL SURESH</creatorcontrib><creatorcontrib>DUSANAPUDI MANOJ</creatorcontrib><creatorcontrib>MOHARIL RAHUL SHARAD</creatorcontrib><creatorcontrib>KAPOOR SHAKTI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHOUDHURY SHUBHODEEP ROY</au><au>HATTI SUNIL SURESH</au><au>DUSANAPUDI MANOJ</au><au>MOHARIL RAHUL SHARAD</au><au>KAPOOR SHAKTI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for using resource pools and instruction pools for processor design verification and validation</title><date>2010-07-06</date><risdate>2010</risdate><abstract>A system and method for using resource pools and instruction pools for processor design verification and validation is presented. A test case generator organizes processor resources into resource pools using a resource pool mask. Next, the test case generator separates instructions into instruction pools based upon the resources that each instruction requires. The test case generator then creates a test case using one or more sub test cases by assigning a resource pool to each sub test case, identifying instruction pools that correspond the assigned test case, and building each sub test case using instructions included in the identified instruction pools.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7752499B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title System and method for using resource pools and instruction pools for processor design verification and validation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T13%3A49%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHOUDHURY%20SHUBHODEEP%20ROY&rft.date=2010-07-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7752499B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true