Context aware sub-circuit layout modification

A method, system and program product for context aware sub-circuit layout modification are disclosed. The method may include defining at least one context for the sub-circuit for each circuit that uses the sub-circuit; in the case that a plurality of contexts are defined, minimizing a number of cont...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GRAY MICHAEL S, YUAN XIN, HIBBELER JASON D, GUZOWSKI MATTHEW T, MCCULLEN KEVIN W, WALKER ROBERT F
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GRAY MICHAEL S
YUAN XIN
HIBBELER JASON D
GUZOWSKI MATTHEW T
MCCULLEN KEVIN W
WALKER ROBERT F
description A method, system and program product for context aware sub-circuit layout modification are disclosed. The method may include defining at least one context for the sub-circuit for each circuit that uses the sub-circuit; in the case that a plurality of contexts are defined, minimizing a number of contexts for the sub-circuit by combining contexts into at least one stage; placing each stage into a staged layout; and modifying the sub-circuit by modifying the staged layout.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7735042B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7735042B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7735042B23</originalsourceid><addsrcrecordid>eNrjZNB1zs8rSa0oUUgsTyxKVSguTdJNzixKLs0sUchJrMwvLVHIzU_JTMtMTizJzM_jYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocHm5samBiZGTkbGRCgBAJ9XKlE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Context aware sub-circuit layout modification</title><source>esp@cenet</source><creator>GRAY MICHAEL S ; YUAN XIN ; HIBBELER JASON D ; GUZOWSKI MATTHEW T ; MCCULLEN KEVIN W ; WALKER ROBERT F</creator><creatorcontrib>GRAY MICHAEL S ; YUAN XIN ; HIBBELER JASON D ; GUZOWSKI MATTHEW T ; MCCULLEN KEVIN W ; WALKER ROBERT F</creatorcontrib><description>A method, system and program product for context aware sub-circuit layout modification are disclosed. The method may include defining at least one context for the sub-circuit for each circuit that uses the sub-circuit; in the case that a plurality of contexts are defined, minimizing a number of contexts for the sub-circuit by combining contexts into at least one stage; placing each stage into a staged layout; and modifying the sub-circuit by modifying the staged layout.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100608&amp;DB=EPODOC&amp;CC=US&amp;NR=7735042B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100608&amp;DB=EPODOC&amp;CC=US&amp;NR=7735042B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GRAY MICHAEL S</creatorcontrib><creatorcontrib>YUAN XIN</creatorcontrib><creatorcontrib>HIBBELER JASON D</creatorcontrib><creatorcontrib>GUZOWSKI MATTHEW T</creatorcontrib><creatorcontrib>MCCULLEN KEVIN W</creatorcontrib><creatorcontrib>WALKER ROBERT F</creatorcontrib><title>Context aware sub-circuit layout modification</title><description>A method, system and program product for context aware sub-circuit layout modification are disclosed. The method may include defining at least one context for the sub-circuit for each circuit that uses the sub-circuit; in the case that a plurality of contexts are defined, minimizing a number of contexts for the sub-circuit by combining contexts into at least one stage; placing each stage into a staged layout; and modifying the sub-circuit by modifying the staged layout.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB1zs8rSa0oUUgsTyxKVSguTdJNzixKLs0sUchJrMwvLVHIzU_JTMtMTizJzM_jYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocHm5samBiZGTkbGRCgBAJ9XKlE</recordid><startdate>20100608</startdate><enddate>20100608</enddate><creator>GRAY MICHAEL S</creator><creator>YUAN XIN</creator><creator>HIBBELER JASON D</creator><creator>GUZOWSKI MATTHEW T</creator><creator>MCCULLEN KEVIN W</creator><creator>WALKER ROBERT F</creator><scope>EVB</scope></search><sort><creationdate>20100608</creationdate><title>Context aware sub-circuit layout modification</title><author>GRAY MICHAEL S ; YUAN XIN ; HIBBELER JASON D ; GUZOWSKI MATTHEW T ; MCCULLEN KEVIN W ; WALKER ROBERT F</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7735042B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GRAY MICHAEL S</creatorcontrib><creatorcontrib>YUAN XIN</creatorcontrib><creatorcontrib>HIBBELER JASON D</creatorcontrib><creatorcontrib>GUZOWSKI MATTHEW T</creatorcontrib><creatorcontrib>MCCULLEN KEVIN W</creatorcontrib><creatorcontrib>WALKER ROBERT F</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GRAY MICHAEL S</au><au>YUAN XIN</au><au>HIBBELER JASON D</au><au>GUZOWSKI MATTHEW T</au><au>MCCULLEN KEVIN W</au><au>WALKER ROBERT F</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Context aware sub-circuit layout modification</title><date>2010-06-08</date><risdate>2010</risdate><abstract>A method, system and program product for context aware sub-circuit layout modification are disclosed. The method may include defining at least one context for the sub-circuit for each circuit that uses the sub-circuit; in the case that a plurality of contexts are defined, minimizing a number of contexts for the sub-circuit by combining contexts into at least one stage; placing each stage into a staged layout; and modifying the sub-circuit by modifying the staged layout.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7735042B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Context aware sub-circuit layout modification
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T00%3A38%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GRAY%20MICHAEL%20S&rft.date=2010-06-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7735042B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true