Design features for testing integrated circuits
Systems and methods are disclosed herein to provide test features for integrated circuits. For example, in accordance with an embodiment of the present invention, an integrated circuit includes an input signal path adapted to route an address signal for a configurable memory. An input multiplexer, c...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | VERNENKER HEMANSHU T DE LA CRUZ LOUIS WHITE ALLEN |
| description | Systems and methods are disclosed herein to provide test features for integrated circuits. For example, in accordance with an embodiment of the present invention, an integrated circuit includes an input signal path adapted to route an address signal for a configurable memory. An input multiplexer, coupled to the input signal path, is controllable to route a first test signal provided via the input signal path for at least one memory configuration that does not use the input signal path for the address signal. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7685483B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7685483B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7685483B13</originalsourceid><addsrcrecordid>eNrjZNB3SS3OTM9TSEtNLCktSi1WSMsvUihJLS7JzEtXyMwrSU0vSixJTVFIzixKLs0sKeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhweZmFqYmFsZOhsZEKAEAAnYrIw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Design features for testing integrated circuits</title><source>esp@cenet</source><creator>VERNENKER HEMANSHU T ; DE LA CRUZ LOUIS ; WHITE ALLEN</creator><creatorcontrib>VERNENKER HEMANSHU T ; DE LA CRUZ LOUIS ; WHITE ALLEN</creatorcontrib><description>Systems and methods are disclosed herein to provide test features for integrated circuits. For example, in accordance with an embodiment of the present invention, an integrated circuit includes an input signal path adapted to route an address signal for a configurable memory. An input multiplexer, coupled to the input signal path, is controllable to route a first test signal provided via the input signal path for at least one memory configuration that does not use the input signal path for the address signal.</description><language>eng</language><subject>INFORMATION STORAGE ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; STATIC STORES ; TESTING</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100323&DB=EPODOC&CC=US&NR=7685483B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100323&DB=EPODOC&CC=US&NR=7685483B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>VERNENKER HEMANSHU T</creatorcontrib><creatorcontrib>DE LA CRUZ LOUIS</creatorcontrib><creatorcontrib>WHITE ALLEN</creatorcontrib><title>Design features for testing integrated circuits</title><description>Systems and methods are disclosed herein to provide test features for integrated circuits. For example, in accordance with an embodiment of the present invention, an integrated circuit includes an input signal path adapted to route an address signal for a configurable memory. An input multiplexer, coupled to the input signal path, is controllable to route a first test signal provided via the input signal path for at least one memory configuration that does not use the input signal path for the address signal.</description><subject>INFORMATION STORAGE</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB3SS3OTM9TSEtNLCktSi1WSMsvUihJLS7JzEtXyMwrSU0vSixJTVFIzixKLs0sKeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhweZmFqYmFsZOhsZEKAEAAnYrIw</recordid><startdate>20100323</startdate><enddate>20100323</enddate><creator>VERNENKER HEMANSHU T</creator><creator>DE LA CRUZ LOUIS</creator><creator>WHITE ALLEN</creator><scope>EVB</scope></search><sort><creationdate>20100323</creationdate><title>Design features for testing integrated circuits</title><author>VERNENKER HEMANSHU T ; DE LA CRUZ LOUIS ; WHITE ALLEN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7685483B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>INFORMATION STORAGE</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>VERNENKER HEMANSHU T</creatorcontrib><creatorcontrib>DE LA CRUZ LOUIS</creatorcontrib><creatorcontrib>WHITE ALLEN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>VERNENKER HEMANSHU T</au><au>DE LA CRUZ LOUIS</au><au>WHITE ALLEN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Design features for testing integrated circuits</title><date>2010-03-23</date><risdate>2010</risdate><abstract>Systems and methods are disclosed herein to provide test features for integrated circuits. For example, in accordance with an embodiment of the present invention, an integrated circuit includes an input signal path adapted to route an address signal for a configurable memory. An input multiplexer, coupled to the input signal path, is controllable to route a first test signal provided via the input signal path for at least one memory configuration that does not use the input signal path for the address signal.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7685483B1 |
| source | esp@cenet |
| subjects | INFORMATION STORAGE MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS STATIC STORES TESTING |
| title | Design features for testing integrated circuits |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T16%3A48%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=VERNENKER%20HEMANSHU%20T&rft.date=2010-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7685483B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |