Multi-mode instruction memory unit
An instruction memory unit comprises a first memory structure operable to store program instructions, and a second memory structure operable to store program instructions fetched from the first memory structure, and to issue stored program instructions for execution. The second memory structure is o...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | PLONDKE ERICH CODRESCU LUCIAN LESTER ROBERT ALLAN JONES PHILLIP M AHMED MUHAMMAD ANDERSON WILLIAM C |
| description | An instruction memory unit comprises a first memory structure operable to store program instructions, and a second memory structure operable to store program instructions fetched from the first memory structure, and to issue stored program instructions for execution. The second memory structure is operable to identify a repeated issuance of a forward program redirect construct, and issue a next program instruction already stored in the second memory structure if a resolution of the forward branching instruction is identical to a last resolution of the same. The second memory structure is further operable to issue a backward program redirect construct, determine whether a target instruction is stored in the second memory structure, issue the target instruction if the target instruction is stored in the second memory structure, and fetch the target instruction from the first memory structure if the target instruction is not stored in the second memory structure. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7685411B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7685411B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7685411B23</originalsourceid><addsrcrecordid>eNrjZFDyLc0pydTNzU9JVcjMKy4pKk0uyczPU8hNzc0vqlQozcss4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHB5mYWpiaGhk5GxkQoAQCTFiYz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multi-mode instruction memory unit</title><source>esp@cenet</source><creator>PLONDKE ERICH ; CODRESCU LUCIAN ; LESTER ROBERT ALLAN ; JONES PHILLIP M ; AHMED MUHAMMAD ; ANDERSON WILLIAM C</creator><creatorcontrib>PLONDKE ERICH ; CODRESCU LUCIAN ; LESTER ROBERT ALLAN ; JONES PHILLIP M ; AHMED MUHAMMAD ; ANDERSON WILLIAM C</creatorcontrib><description>An instruction memory unit comprises a first memory structure operable to store program instructions, and a second memory structure operable to store program instructions fetched from the first memory structure, and to issue stored program instructions for execution. The second memory structure is operable to identify a repeated issuance of a forward program redirect construct, and issue a next program instruction already stored in the second memory structure if a resolution of the forward branching instruction is identical to a last resolution of the same. The second memory structure is further operable to issue a backward program redirect construct, determine whether a target instruction is stored in the second memory structure, issue the target instruction if the target instruction is stored in the second memory structure, and fetch the target instruction from the first memory structure if the target instruction is not stored in the second memory structure.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100323&DB=EPODOC&CC=US&NR=7685411B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100323&DB=EPODOC&CC=US&NR=7685411B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PLONDKE ERICH</creatorcontrib><creatorcontrib>CODRESCU LUCIAN</creatorcontrib><creatorcontrib>LESTER ROBERT ALLAN</creatorcontrib><creatorcontrib>JONES PHILLIP M</creatorcontrib><creatorcontrib>AHMED MUHAMMAD</creatorcontrib><creatorcontrib>ANDERSON WILLIAM C</creatorcontrib><title>Multi-mode instruction memory unit</title><description>An instruction memory unit comprises a first memory structure operable to store program instructions, and a second memory structure operable to store program instructions fetched from the first memory structure, and to issue stored program instructions for execution. The second memory structure is operable to identify a repeated issuance of a forward program redirect construct, and issue a next program instruction already stored in the second memory structure if a resolution of the forward branching instruction is identical to a last resolution of the same. The second memory structure is further operable to issue a backward program redirect construct, determine whether a target instruction is stored in the second memory structure, issue the target instruction if the target instruction is stored in the second memory structure, and fetch the target instruction from the first memory structure if the target instruction is not stored in the second memory structure.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDyLc0pydTNzU9JVcjMKy4pKk0uyczPU8hNzc0vqlQozcss4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHB5mYWpiaGhk5GxkQoAQCTFiYz</recordid><startdate>20100323</startdate><enddate>20100323</enddate><creator>PLONDKE ERICH</creator><creator>CODRESCU LUCIAN</creator><creator>LESTER ROBERT ALLAN</creator><creator>JONES PHILLIP M</creator><creator>AHMED MUHAMMAD</creator><creator>ANDERSON WILLIAM C</creator><scope>EVB</scope></search><sort><creationdate>20100323</creationdate><title>Multi-mode instruction memory unit</title><author>PLONDKE ERICH ; CODRESCU LUCIAN ; LESTER ROBERT ALLAN ; JONES PHILLIP M ; AHMED MUHAMMAD ; ANDERSON WILLIAM C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7685411B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>PLONDKE ERICH</creatorcontrib><creatorcontrib>CODRESCU LUCIAN</creatorcontrib><creatorcontrib>LESTER ROBERT ALLAN</creatorcontrib><creatorcontrib>JONES PHILLIP M</creatorcontrib><creatorcontrib>AHMED MUHAMMAD</creatorcontrib><creatorcontrib>ANDERSON WILLIAM C</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PLONDKE ERICH</au><au>CODRESCU LUCIAN</au><au>LESTER ROBERT ALLAN</au><au>JONES PHILLIP M</au><au>AHMED MUHAMMAD</au><au>ANDERSON WILLIAM C</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multi-mode instruction memory unit</title><date>2010-03-23</date><risdate>2010</risdate><abstract>An instruction memory unit comprises a first memory structure operable to store program instructions, and a second memory structure operable to store program instructions fetched from the first memory structure, and to issue stored program instructions for execution. The second memory structure is operable to identify a repeated issuance of a forward program redirect construct, and issue a next program instruction already stored in the second memory structure if a resolution of the forward branching instruction is identical to a last resolution of the same. The second memory structure is further operable to issue a backward program redirect construct, determine whether a target instruction is stored in the second memory structure, issue the target instruction if the target instruction is stored in the second memory structure, and fetch the target instruction from the first memory structure if the target instruction is not stored in the second memory structure.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7685411B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Multi-mode instruction memory unit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T02%3A55%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PLONDKE%20ERICH&rft.date=2010-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7685411B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |