System for extending Multiple Independent Levels of Security (MILS) partitioning to input/output (I/O) devices

The present invention is a system for providing Multiple Independent Levels of Security (MILS) partitioning. The system includes a memory, a bus controller communicatively coupled to the memory via a memory bus, and a MILS controller communicatively coupled to the bus controller via a host-side bus,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CROSMER JULIANNE R, BENDICKSON JOHN G, GERHOLD SCOTT R
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CROSMER JULIANNE R
BENDICKSON JOHN G
GERHOLD SCOTT R
description The present invention is a system for providing Multiple Independent Levels of Security (MILS) partitioning. The system includes a memory, a bus controller communicatively coupled to the memory via a memory bus, and a MILS controller communicatively coupled to the bus controller via a host-side bus, the MILS controller configured for monitoring and controlling system transactions. The system further includes a plurality of input/output (I/O) devices communicatively coupled to the MILS controller via a plurality of corresponding device-side buses. The system further includes a MILS separation kernel configured for mapping regions of the memory to a plurality of user partitions. Each I/O device included in the plurality of I/O devices is allocated to a partition included in the plurality of partitions and is isolated from MILS separation kernel space. The MILS separation kernel is configured for guaranteeing isolation of the partitions of the memory. The system further includes a processor connected to the bus controller via a processor front-side bus. The MILS controller is configured for extending MILS partitioning to the plurality of I/O devices.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7676608B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7676608B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7676608B13</originalsourceid><addsrcrecordid>eNqNi8EKgkAURd20iOof3lIXYRFo66JIUFpMrUP0GgPTm8F5I_n3GfQBrQ4czplHrEYveFFne8JbwK3mJ1XBiHYGVHALN0mwUIkBxpPtSKEJvZaR4qooVUKu7kWLtvx9xZJmFyS1QSZQXKTXhFoMuoFfRrOuNh6rHxcRnU-342UNZx_wrm7AkMdd5VmeZZv9Ybv7I_kAxyhBRQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System for extending Multiple Independent Levels of Security (MILS) partitioning to input/output (I/O) devices</title><source>esp@cenet</source><creator>CROSMER JULIANNE R ; BENDICKSON JOHN G ; GERHOLD SCOTT R</creator><creatorcontrib>CROSMER JULIANNE R ; BENDICKSON JOHN G ; GERHOLD SCOTT R</creatorcontrib><description>The present invention is a system for providing Multiple Independent Levels of Security (MILS) partitioning. The system includes a memory, a bus controller communicatively coupled to the memory via a memory bus, and a MILS controller communicatively coupled to the bus controller via a host-side bus, the MILS controller configured for monitoring and controlling system transactions. The system further includes a plurality of input/output (I/O) devices communicatively coupled to the MILS controller via a plurality of corresponding device-side buses. The system further includes a MILS separation kernel configured for mapping regions of the memory to a plurality of user partitions. Each I/O device included in the plurality of I/O devices is allocated to a partition included in the plurality of partitions and is isolated from MILS separation kernel space. The MILS separation kernel is configured for guaranteeing isolation of the partitions of the memory. The system further includes a processor connected to the bus controller via a processor front-side bus. The MILS controller is configured for extending MILS partitioning to the plurality of I/O devices.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100309&amp;DB=EPODOC&amp;CC=US&amp;NR=7676608B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100309&amp;DB=EPODOC&amp;CC=US&amp;NR=7676608B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CROSMER JULIANNE R</creatorcontrib><creatorcontrib>BENDICKSON JOHN G</creatorcontrib><creatorcontrib>GERHOLD SCOTT R</creatorcontrib><title>System for extending Multiple Independent Levels of Security (MILS) partitioning to input/output (I/O) devices</title><description>The present invention is a system for providing Multiple Independent Levels of Security (MILS) partitioning. The system includes a memory, a bus controller communicatively coupled to the memory via a memory bus, and a MILS controller communicatively coupled to the bus controller via a host-side bus, the MILS controller configured for monitoring and controlling system transactions. The system further includes a plurality of input/output (I/O) devices communicatively coupled to the MILS controller via a plurality of corresponding device-side buses. The system further includes a MILS separation kernel configured for mapping regions of the memory to a plurality of user partitions. Each I/O device included in the plurality of I/O devices is allocated to a partition included in the plurality of partitions and is isolated from MILS separation kernel space. The MILS separation kernel is configured for guaranteeing isolation of the partitions of the memory. The system further includes a processor connected to the bus controller via a processor front-side bus. The MILS controller is configured for extending MILS partitioning to the plurality of I/O devices.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi8EKgkAURd20iOof3lIXYRFo66JIUFpMrUP0GgPTm8F5I_n3GfQBrQ4czplHrEYveFFne8JbwK3mJ1XBiHYGVHALN0mwUIkBxpPtSKEJvZaR4qooVUKu7kWLtvx9xZJmFyS1QSZQXKTXhFoMuoFfRrOuNh6rHxcRnU-342UNZx_wrm7AkMdd5VmeZZv9Ybv7I_kAxyhBRQ</recordid><startdate>20100309</startdate><enddate>20100309</enddate><creator>CROSMER JULIANNE R</creator><creator>BENDICKSON JOHN G</creator><creator>GERHOLD SCOTT R</creator><scope>EVB</scope></search><sort><creationdate>20100309</creationdate><title>System for extending Multiple Independent Levels of Security (MILS) partitioning to input/output (I/O) devices</title><author>CROSMER JULIANNE R ; BENDICKSON JOHN G ; GERHOLD SCOTT R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7676608B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CROSMER JULIANNE R</creatorcontrib><creatorcontrib>BENDICKSON JOHN G</creatorcontrib><creatorcontrib>GERHOLD SCOTT R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CROSMER JULIANNE R</au><au>BENDICKSON JOHN G</au><au>GERHOLD SCOTT R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System for extending Multiple Independent Levels of Security (MILS) partitioning to input/output (I/O) devices</title><date>2010-03-09</date><risdate>2010</risdate><abstract>The present invention is a system for providing Multiple Independent Levels of Security (MILS) partitioning. The system includes a memory, a bus controller communicatively coupled to the memory via a memory bus, and a MILS controller communicatively coupled to the bus controller via a host-side bus, the MILS controller configured for monitoring and controlling system transactions. The system further includes a plurality of input/output (I/O) devices communicatively coupled to the MILS controller via a plurality of corresponding device-side buses. The system further includes a MILS separation kernel configured for mapping regions of the memory to a plurality of user partitions. Each I/O device included in the plurality of I/O devices is allocated to a partition included in the plurality of partitions and is isolated from MILS separation kernel space. The MILS separation kernel is configured for guaranteeing isolation of the partitions of the memory. The system further includes a processor connected to the bus controller via a processor front-side bus. The MILS controller is configured for extending MILS partitioning to the plurality of I/O devices.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7676608B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title System for extending Multiple Independent Levels of Security (MILS) partitioning to input/output (I/O) devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T16%3A33%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CROSMER%20JULIANNE%20R&rft.date=2010-03-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7676608B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true