Safe store for speculative helper threads
The latencies associated with retrieving instruction information for a main thread are decreased through the use of a simultaneous helper thread. The helper thread is permitted to execute Store instructions. Store blocker logic operates to prevent data associated with a Store instruction in a helper...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WANG PERRY LIAO STEVE SHIH-WEI HAMMARLUND PER WANG HONG SHEN JOHN TIAN XINMIN GIRKAR MILIND AAMODT TOR |
| description | The latencies associated with retrieving instruction information for a main thread are decreased through the use of a simultaneous helper thread. The helper thread is permitted to execute Store instructions. Store blocker logic operates to prevent data associated with a Store instruction in a helper thread from being committed to memory. Dependence blocker logic operates to prevent data associated with a Store instruction in a speculative helper thread from being bypassed to a Load instruction in a non-speculative thread. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7657880B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7657880B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7657880B23</originalsourceid><addsrcrecordid>eNrjZNAMTkxLVSguyS9KVUjLL1IoLkhNLs1JLMksS1XISM0pSC1SKMkoSk1MKeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhweZmpuYWFgZORsZEKAEAunoolw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Safe store for speculative helper threads</title><source>esp@cenet</source><creator>WANG PERRY ; LIAO STEVE SHIH-WEI ; HAMMARLUND PER ; WANG HONG ; SHEN JOHN ; TIAN XINMIN ; GIRKAR MILIND ; AAMODT TOR</creator><creatorcontrib>WANG PERRY ; LIAO STEVE SHIH-WEI ; HAMMARLUND PER ; WANG HONG ; SHEN JOHN ; TIAN XINMIN ; GIRKAR MILIND ; AAMODT TOR</creatorcontrib><description>The latencies associated with retrieving instruction information for a main thread are decreased through the use of a simultaneous helper thread. The helper thread is permitted to execute Store instructions. Store blocker logic operates to prevent data associated with a Store instruction in a helper thread from being committed to memory. Dependence blocker logic operates to prevent data associated with a Store instruction in a speculative helper thread from being bypassed to a Load instruction in a non-speculative thread.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100202&DB=EPODOC&CC=US&NR=7657880B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100202&DB=EPODOC&CC=US&NR=7657880B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG PERRY</creatorcontrib><creatorcontrib>LIAO STEVE SHIH-WEI</creatorcontrib><creatorcontrib>HAMMARLUND PER</creatorcontrib><creatorcontrib>WANG HONG</creatorcontrib><creatorcontrib>SHEN JOHN</creatorcontrib><creatorcontrib>TIAN XINMIN</creatorcontrib><creatorcontrib>GIRKAR MILIND</creatorcontrib><creatorcontrib>AAMODT TOR</creatorcontrib><title>Safe store for speculative helper threads</title><description>The latencies associated with retrieving instruction information for a main thread are decreased through the use of a simultaneous helper thread. The helper thread is permitted to execute Store instructions. Store blocker logic operates to prevent data associated with a Store instruction in a helper thread from being committed to memory. Dependence blocker logic operates to prevent data associated with a Store instruction in a speculative helper thread from being bypassed to a Load instruction in a non-speculative thread.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAMTkxLVSguyS9KVUjLL1IoLkhNLs1JLMksS1XISM0pSC1SKMkoSk1MKeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhweZmpuYWFgZORsZEKAEAunoolw</recordid><startdate>20100202</startdate><enddate>20100202</enddate><creator>WANG PERRY</creator><creator>LIAO STEVE SHIH-WEI</creator><creator>HAMMARLUND PER</creator><creator>WANG HONG</creator><creator>SHEN JOHN</creator><creator>TIAN XINMIN</creator><creator>GIRKAR MILIND</creator><creator>AAMODT TOR</creator><scope>EVB</scope></search><sort><creationdate>20100202</creationdate><title>Safe store for speculative helper threads</title><author>WANG PERRY ; LIAO STEVE SHIH-WEI ; HAMMARLUND PER ; WANG HONG ; SHEN JOHN ; TIAN XINMIN ; GIRKAR MILIND ; AAMODT TOR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7657880B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG PERRY</creatorcontrib><creatorcontrib>LIAO STEVE SHIH-WEI</creatorcontrib><creatorcontrib>HAMMARLUND PER</creatorcontrib><creatorcontrib>WANG HONG</creatorcontrib><creatorcontrib>SHEN JOHN</creatorcontrib><creatorcontrib>TIAN XINMIN</creatorcontrib><creatorcontrib>GIRKAR MILIND</creatorcontrib><creatorcontrib>AAMODT TOR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG PERRY</au><au>LIAO STEVE SHIH-WEI</au><au>HAMMARLUND PER</au><au>WANG HONG</au><au>SHEN JOHN</au><au>TIAN XINMIN</au><au>GIRKAR MILIND</au><au>AAMODT TOR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Safe store for speculative helper threads</title><date>2010-02-02</date><risdate>2010</risdate><abstract>The latencies associated with retrieving instruction information for a main thread are decreased through the use of a simultaneous helper thread. The helper thread is permitted to execute Store instructions. Store blocker logic operates to prevent data associated with a Store instruction in a helper thread from being committed to memory. Dependence blocker logic operates to prevent data associated with a Store instruction in a speculative helper thread from being bypassed to a Load instruction in a non-speculative thread.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7657880B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Safe store for speculative helper threads |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T09%3A50%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20PERRY&rft.date=2010-02-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7657880B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |