Direct digital synthesis circuit

Direct digital synthesis circuit

A direct digital synthesis circuit (108) includes a plurality of current sources (210, 211, 212), an output circuit (200), and a logical multiplier circuit (202). The output circuit (200) provides a synthesized waveform (164) output and includes a first (206) and second branch (208). The logical mul...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HOLLENBECK NEAL W, RAKERS PATRICK L, BUSHMAN MICHAEL L
Format: Patent
Sprache:eng
Schlagworte:
ANALOGUE COMPUTERS
CALCULATING
COMPUTING
COUNTING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HOLLENBECK NEAL W
RAKERS PATRICK L
BUSHMAN MICHAEL L
description A direct digital synthesis circuit (108) includes a plurality of current sources (210, 211, 212), an output circuit (200), and a logical multiplier circuit (202). The output circuit (200) provides a synthesized waveform (164) output and includes a first (206) and second branch (208). The logical multiplier circuit (202) is operatively coupled to the plurality of current sources (210, 211, 212) and to the output circuit (200). The logical multiplier circuit (202) is operative to receive a plurality of signals. The logical multiplier circuit is also operative to selectively increase a first current flow through the first branch (206) by a determined magnitude and decrease a second current flow through the second branch (208) by the determined magnitude based on the plurality of signals. The synthesized waveform (164) is based on the first and second currents.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7653678B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7653678B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7653678B23</originalsourceid><addsrcrecordid>eNrjZFBwySxKTS5RSMlMzyxJzFEorswryUgtzixWSM4sSi7NLOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhweZmpsZm5hZORsZEKAEAKcAlYw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Direct digital synthesis circuit</title><source>esp@cenet</source><creator>HOLLENBECK NEAL W ; RAKERS PATRICK L ; BUSHMAN MICHAEL L</creator><creatorcontrib>HOLLENBECK NEAL W ; RAKERS PATRICK L ; BUSHMAN MICHAEL L</creatorcontrib><description>A direct digital synthesis circuit (108) includes a plurality of current sources (210, 211, 212), an output circuit (200), and a logical multiplier circuit (202). The output circuit (200) provides a synthesized waveform (164) output and includes a first (206) and second branch (208). The logical multiplier circuit (202) is operatively coupled to the plurality of current sources (210, 211, 212) and to the output circuit (200). The logical multiplier circuit (202) is operative to receive a plurality of signals. The logical multiplier circuit is also operative to selectively increase a first current flow through the first branch (206) by a determined magnitude and decrease a second current flow through the second branch (208) by the determined magnitude based on the plurality of signals. The synthesized waveform (164) is based on the first and second currents.</description><language>eng</language><subject>ANALOGUE COMPUTERS ; CALCULATING ; COMPUTING ; COUNTING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100126&amp;DB=EPODOC&amp;CC=US&amp;NR=7653678B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100126&amp;DB=EPODOC&amp;CC=US&amp;NR=7653678B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HOLLENBECK NEAL W</creatorcontrib><creatorcontrib>RAKERS PATRICK L</creatorcontrib><creatorcontrib>BUSHMAN MICHAEL L</creatorcontrib><title>Direct digital synthesis circuit</title><description>A direct digital synthesis circuit (108) includes a plurality of current sources (210, 211, 212), an output circuit (200), and a logical multiplier circuit (202). The output circuit (200) provides a synthesized waveform (164) output and includes a first (206) and second branch (208). The logical multiplier circuit (202) is operatively coupled to the plurality of current sources (210, 211, 212) and to the output circuit (200). The logical multiplier circuit (202) is operative to receive a plurality of signals. The logical multiplier circuit is also operative to selectively increase a first current flow through the first branch (206) by a determined magnitude and decrease a second current flow through the second branch (208) by the determined magnitude based on the plurality of signals. The synthesized waveform (164) is based on the first and second currents.</description><subject>ANALOGUE COMPUTERS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBwySxKTS5RSMlMzyxJzFEorswryUgtzixWSM4sSi7NLOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhweZmpsZm5hZORsZEKAEAKcAlYw</recordid><startdate>20100126</startdate><enddate>20100126</enddate><creator>HOLLENBECK NEAL W</creator><creator>RAKERS PATRICK L</creator><creator>BUSHMAN MICHAEL L</creator><scope>EVB</scope></search><sort><creationdate>20100126</creationdate><title>Direct digital synthesis circuit</title><author>HOLLENBECK NEAL W ; RAKERS PATRICK L ; BUSHMAN MICHAEL L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7653678B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>ANALOGUE COMPUTERS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HOLLENBECK NEAL W</creatorcontrib><creatorcontrib>RAKERS PATRICK L</creatorcontrib><creatorcontrib>BUSHMAN MICHAEL L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HOLLENBECK NEAL W</au><au>RAKERS PATRICK L</au><au>BUSHMAN MICHAEL L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Direct digital synthesis circuit</title><date>2010-01-26</date><risdate>2010</risdate><abstract>A direct digital synthesis circuit (108) includes a plurality of current sources (210, 211, 212), an output circuit (200), and a logical multiplier circuit (202). The output circuit (200) provides a synthesized waveform (164) output and includes a first (206) and second branch (208). The logical multiplier circuit (202) is operatively coupled to the plurality of current sources (210, 211, 212) and to the output circuit (200). The logical multiplier circuit (202) is operative to receive a plurality of signals. The logical multiplier circuit is also operative to selectively increase a first current flow through the first branch (206) by a determined magnitude and decrease a second current flow through the second branch (208) by the determined magnitude based on the plurality of signals. The synthesized waveform (164) is based on the first and second currents.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7653678B2
source esp@cenet
subjects ANALOGUE COMPUTERS
CALCULATING
COMPUTING
COUNTING
PHYSICS
title Direct digital synthesis circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T03%3A40%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HOLLENBECK%20NEAL%20W&rft.date=2010-01-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7653678B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true