Method, system and storage medium for determining circuit placement
A method for determining placement of circuitry during integrated circuit design. The method includes accessing a net list identifying circuitry connections. A plurality of individual net weights are assigned to nets in timing paths within the net list, the individual net weights being valid irrespe...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | RAPHY RAY SZULEWSKI STEPHEN CURTIN JAMES J |
description | A method for determining placement of circuitry during integrated circuit design. The method includes accessing a net list identifying circuitry connections. A plurality of individual net weights are assigned to nets in timing paths within the net list, the individual net weights being valid irrespective of physical design parameters. A composite net weight is determined for said timing paths, the composite net weight being in response to the plurality of individual net weights. Initial placement of the circuitry is determined in response to the composite net weight. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7487484B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7487484B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7487484B23</originalsourceid><addsrcrecordid>eNrjZHD2TS3JyE_RUSiuLC5JzVVIzEtRKC7JL0pMT1XITU3JLM1VSMsvUkhJLUktys3My8xLV0jOLEouzSxRKMhJTE7NTc0r4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFQGV5qSXxocHmJhZAZOJkZEyEEgAkhjJ0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method, system and storage medium for determining circuit placement</title><source>esp@cenet</source><creator>RAPHY RAY ; SZULEWSKI STEPHEN ; CURTIN JAMES J</creator><creatorcontrib>RAPHY RAY ; SZULEWSKI STEPHEN ; CURTIN JAMES J</creatorcontrib><description>A method for determining placement of circuitry during integrated circuit design. The method includes accessing a net list identifying circuitry connections. A plurality of individual net weights are assigned to nets in timing paths within the net list, the individual net weights being valid irrespective of physical design parameters. A composite net weight is determined for said timing paths, the composite net weight being in response to the plurality of individual net weights. Initial placement of the circuitry is determined in response to the composite net weight.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090203&DB=EPODOC&CC=US&NR=7487484B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090203&DB=EPODOC&CC=US&NR=7487484B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RAPHY RAY</creatorcontrib><creatorcontrib>SZULEWSKI STEPHEN</creatorcontrib><creatorcontrib>CURTIN JAMES J</creatorcontrib><title>Method, system and storage medium for determining circuit placement</title><description>A method for determining placement of circuitry during integrated circuit design. The method includes accessing a net list identifying circuitry connections. A plurality of individual net weights are assigned to nets in timing paths within the net list, the individual net weights being valid irrespective of physical design parameters. A composite net weight is determined for said timing paths, the composite net weight being in response to the plurality of individual net weights. Initial placement of the circuitry is determined in response to the composite net weight.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD2TS3JyE_RUSiuLC5JzVVIzEtRKC7JL0pMT1XITU3JLM1VSMsvUkhJLUktys3My8xLV0jOLEouzSxRKMhJTE7NTc0r4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFQGV5qSXxocHmJhZAZOJkZEyEEgAkhjJ0</recordid><startdate>20090203</startdate><enddate>20090203</enddate><creator>RAPHY RAY</creator><creator>SZULEWSKI STEPHEN</creator><creator>CURTIN JAMES J</creator><scope>EVB</scope></search><sort><creationdate>20090203</creationdate><title>Method, system and storage medium for determining circuit placement</title><author>RAPHY RAY ; SZULEWSKI STEPHEN ; CURTIN JAMES J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7487484B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>RAPHY RAY</creatorcontrib><creatorcontrib>SZULEWSKI STEPHEN</creatorcontrib><creatorcontrib>CURTIN JAMES J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RAPHY RAY</au><au>SZULEWSKI STEPHEN</au><au>CURTIN JAMES J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method, system and storage medium for determining circuit placement</title><date>2009-02-03</date><risdate>2009</risdate><abstract>A method for determining placement of circuitry during integrated circuit design. The method includes accessing a net list identifying circuitry connections. A plurality of individual net weights are assigned to nets in timing paths within the net list, the individual net weights being valid irrespective of physical design parameters. A composite net weight is determined for said timing paths, the composite net weight being in response to the plurality of individual net weights. Initial placement of the circuitry is determined in response to the composite net weight.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US7487484B2 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Method, system and storage medium for determining circuit placement |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T13%3A07%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RAPHY%20RAY&rft.date=2009-02-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7487484B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |