Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit
A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The br...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LIN SHYH-HORNG WEN XIAOQING ABDEL-HAFEZ KHADER S WANG LAUNG-TERNG |
description | A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7412672B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7412672B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7412672B13</originalsourceid><addsrcrecordid>eNqNi70OwjAQg7swIOAd7gU6tCC6g0AsTPyslZtcSyR0iXLX9ydCPACDZX-WvayeV7ZX9AQpSgkZNiuNMdOQI7yDWpCJ1EEowYyzKAUhfKt6gLIvbDyVZ4kuZDcHW1eLEW_lzc9XFZ1P9-Ol5hR71gTHwtY_bt2uafdde2i2f0w-oNw5PQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit</title><source>esp@cenet</source><creator>LIN SHYH-HORNG ; WEN XIAOQING ; ABDEL-HAFEZ KHADER S ; WANG LAUNG-TERNG</creator><creatorcontrib>LIN SHYH-HORNG ; WEN XIAOQING ; ABDEL-HAFEZ KHADER S ; WANG LAUNG-TERNG</creatorcontrib><description>A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080812&DB=EPODOC&CC=US&NR=7412672B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080812&DB=EPODOC&CC=US&NR=7412672B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIN SHYH-HORNG</creatorcontrib><creatorcontrib>WEN XIAOQING</creatorcontrib><creatorcontrib>ABDEL-HAFEZ KHADER S</creatorcontrib><creatorcontrib>WANG LAUNG-TERNG</creatorcontrib><title>Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit</title><description>A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi70OwjAQg7swIOAd7gU6tCC6g0AsTPyslZtcSyR0iXLX9ydCPACDZX-WvayeV7ZX9AQpSgkZNiuNMdOQI7yDWpCJ1EEowYyzKAUhfKt6gLIvbDyVZ4kuZDcHW1eLEW_lzc9XFZ1P9-Ol5hR71gTHwtY_bt2uafdde2i2f0w-oNw5PQ</recordid><startdate>20080812</startdate><enddate>20080812</enddate><creator>LIN SHYH-HORNG</creator><creator>WEN XIAOQING</creator><creator>ABDEL-HAFEZ KHADER S</creator><creator>WANG LAUNG-TERNG</creator><scope>EVB</scope></search><sort><creationdate>20080812</creationdate><title>Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit</title><author>LIN SHYH-HORNG ; WEN XIAOQING ; ABDEL-HAFEZ KHADER S ; WANG LAUNG-TERNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7412672B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LIN SHYH-HORNG</creatorcontrib><creatorcontrib>WEN XIAOQING</creatorcontrib><creatorcontrib>ABDEL-HAFEZ KHADER S</creatorcontrib><creatorcontrib>WANG LAUNG-TERNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIN SHYH-HORNG</au><au>WEN XIAOQING</au><au>ABDEL-HAFEZ KHADER S</au><au>WANG LAUNG-TERNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit</title><date>2008-08-12</date><risdate>2008</risdate><abstract>A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US7412672B1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T05%3A28%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIN%20SHYH-HORNG&rft.date=2008-08-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7412672B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |