Method for processor to use locking cache as part of system memory
The present invention provides a method for a processor to write data to a cache or other fast memory, without also writing it to main memory. Further, the data is "locked" into the cache or other fast memory until it is loaded for use. Data remains in the locking cache until it is specifi...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DAY MICHAEL NORMAN TRUONG THUONG JOHNS CHARLES |
| description | The present invention provides a method for a processor to write data to a cache or other fast memory, without also writing it to main memory. Further, the data is "locked" into the cache or other fast memory until it is loaded for use. Data remains in the locking cache until it is specifically overwritten under software control. The locking cache or other fast memory can be used as additional system memory. In an embodiment of the invention, the locking cache is one or more sets of ways, but not all of the sets or ways, of a multiple set associative cache. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7290106B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7290106B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7290106B23</originalsourceid><addsrcrecordid>eNrjZHDyTS3JyE9RSMsvUigoyk9OLS4GskryFUqLUxVy8pOzM_PSFZITkzNSFRKLFQoSi0oU8tMUiiuLS1JzFXJTc_OLKnkYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSXxosLmRpYGhgZmTkTERSgC7zDF-</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for processor to use locking cache as part of system memory</title><source>esp@cenet</source><creator>DAY MICHAEL NORMAN ; TRUONG THUONG ; JOHNS CHARLES</creator><creatorcontrib>DAY MICHAEL NORMAN ; TRUONG THUONG ; JOHNS CHARLES</creatorcontrib><description>The present invention provides a method for a processor to write data to a cache or other fast memory, without also writing it to main memory. Further, the data is "locked" into the cache or other fast memory until it is loaded for use. Data remains in the locking cache until it is specifically overwritten under software control. The locking cache or other fast memory can be used as additional system memory. In an embodiment of the invention, the locking cache is one or more sets of ways, but not all of the sets or ways, of a multiple set associative cache.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071030&DB=EPODOC&CC=US&NR=7290106B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071030&DB=EPODOC&CC=US&NR=7290106B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DAY MICHAEL NORMAN</creatorcontrib><creatorcontrib>TRUONG THUONG</creatorcontrib><creatorcontrib>JOHNS CHARLES</creatorcontrib><title>Method for processor to use locking cache as part of system memory</title><description>The present invention provides a method for a processor to write data to a cache or other fast memory, without also writing it to main memory. Further, the data is "locked" into the cache or other fast memory until it is loaded for use. Data remains in the locking cache until it is specifically overwritten under software control. The locking cache or other fast memory can be used as additional system memory. In an embodiment of the invention, the locking cache is one or more sets of ways, but not all of the sets or ways, of a multiple set associative cache.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDyTS3JyE9RSMsvUigoyk9OLS4GskryFUqLUxVy8pOzM_PSFZITkzNSFRKLFQoSi0oU8tMUiiuLS1JzFXJTc_OLKnkYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSXxosLmRpYGhgZmTkTERSgC7zDF-</recordid><startdate>20071030</startdate><enddate>20071030</enddate><creator>DAY MICHAEL NORMAN</creator><creator>TRUONG THUONG</creator><creator>JOHNS CHARLES</creator><scope>EVB</scope></search><sort><creationdate>20071030</creationdate><title>Method for processor to use locking cache as part of system memory</title><author>DAY MICHAEL NORMAN ; TRUONG THUONG ; JOHNS CHARLES</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7290106B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DAY MICHAEL NORMAN</creatorcontrib><creatorcontrib>TRUONG THUONG</creatorcontrib><creatorcontrib>JOHNS CHARLES</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DAY MICHAEL NORMAN</au><au>TRUONG THUONG</au><au>JOHNS CHARLES</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for processor to use locking cache as part of system memory</title><date>2007-10-30</date><risdate>2007</risdate><abstract>The present invention provides a method for a processor to write data to a cache or other fast memory, without also writing it to main memory. Further, the data is "locked" into the cache or other fast memory until it is loaded for use. Data remains in the locking cache until it is specifically overwritten under software control. The locking cache or other fast memory can be used as additional system memory. In an embodiment of the invention, the locking cache is one or more sets of ways, but not all of the sets or ways, of a multiple set associative cache.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7290106B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Method for processor to use locking cache as part of system memory |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T21%3A34%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DAY%20MICHAEL%20NORMAN&rft.date=2007-10-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7290106B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |