Data processing system using multiple addressing modes for SIMD operations and method thereof
Various load and store instructions may be used to transfer multiple vector elements between registers in a register file and memory. A cnt parameter may be used to indicate a total number of elements to be transferred to or from memory, and an rcnt parameter may be used to indicate a maximum number...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LUCAS BRIAN GEOFFREY MOYER WILLIAM C NORRIS JAMES M MAY PHILIP E ESSICK, IV RAYMOND B MOAT KENT DONALD |
description | Various load and store instructions may be used to transfer multiple vector elements between registers in a register file and memory. A cnt parameter may be used to indicate a total number of elements to be transferred to or from memory, and an rcnt parameter may be used to indicate a maximum number of vector elements that may be transferred to or from a single register within a register file. Also, the instructions may use a variety of different addressing modes. The memory element size may be specified independently from the register element size such that source and destination sizes may differ within an instruction. With some instructions, a vector stream may be initiated and conditionally enqueued or dequeued. Truncation or rounding fields may be provided such that source data elements may be truncated or rounded when transferred. Also, source data elements may be sign- or unsigned-extended when transferred. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7275148B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7275148B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7275148B23</originalsourceid><addsrcrecordid>eNqNyjEKwkAQRuE0FqLeYS5gYVRirVG0sIqWEobsHxPI7iw7k8LbC5IDWD0efPPsVbIxxSQNVPvwJv2owdP4Gz8O1scBxM6lCXhxUGolUXW7lyQRia2XoMTBkYd14sg6JEi7zGYtD4rV1EVGl_PjdF0jSg2N3CDA6mdV5MV-szsc8-0f5Auf_zwd</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data processing system using multiple addressing modes for SIMD operations and method thereof</title><source>esp@cenet</source><creator>LUCAS BRIAN GEOFFREY ; MOYER WILLIAM C ; NORRIS JAMES M ; MAY PHILIP E ; ESSICK, IV RAYMOND B ; MOAT KENT DONALD</creator><creatorcontrib>LUCAS BRIAN GEOFFREY ; MOYER WILLIAM C ; NORRIS JAMES M ; MAY PHILIP E ; ESSICK, IV RAYMOND B ; MOAT KENT DONALD</creatorcontrib><description>Various load and store instructions may be used to transfer multiple vector elements between registers in a register file and memory. A cnt parameter may be used to indicate a total number of elements to be transferred to or from memory, and an rcnt parameter may be used to indicate a maximum number of vector elements that may be transferred to or from a single register within a register file. Also, the instructions may use a variety of different addressing modes. The memory element size may be specified independently from the register element size such that source and destination sizes may differ within an instruction. With some instructions, a vector stream may be initiated and conditionally enqueued or dequeued. Truncation or rounding fields may be provided such that source data elements may be truncated or rounded when transferred. Also, source data elements may be sign- or unsigned-extended when transferred.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070925&DB=EPODOC&CC=US&NR=7275148B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070925&DB=EPODOC&CC=US&NR=7275148B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LUCAS BRIAN GEOFFREY</creatorcontrib><creatorcontrib>MOYER WILLIAM C</creatorcontrib><creatorcontrib>NORRIS JAMES M</creatorcontrib><creatorcontrib>MAY PHILIP E</creatorcontrib><creatorcontrib>ESSICK, IV RAYMOND B</creatorcontrib><creatorcontrib>MOAT KENT DONALD</creatorcontrib><title>Data processing system using multiple addressing modes for SIMD operations and method thereof</title><description>Various load and store instructions may be used to transfer multiple vector elements between registers in a register file and memory. A cnt parameter may be used to indicate a total number of elements to be transferred to or from memory, and an rcnt parameter may be used to indicate a maximum number of vector elements that may be transferred to or from a single register within a register file. Also, the instructions may use a variety of different addressing modes. The memory element size may be specified independently from the register element size such that source and destination sizes may differ within an instruction. With some instructions, a vector stream may be initiated and conditionally enqueued or dequeued. Truncation or rounding fields may be provided such that source data elements may be truncated or rounded when transferred. Also, source data elements may be sign- or unsigned-extended when transferred.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKwkAQRuE0FqLeYS5gYVRirVG0sIqWEobsHxPI7iw7k8LbC5IDWD0efPPsVbIxxSQNVPvwJv2owdP4Gz8O1scBxM6lCXhxUGolUXW7lyQRia2XoMTBkYd14sg6JEi7zGYtD4rV1EVGl_PjdF0jSg2N3CDA6mdV5MV-szsc8-0f5Auf_zwd</recordid><startdate>20070925</startdate><enddate>20070925</enddate><creator>LUCAS BRIAN GEOFFREY</creator><creator>MOYER WILLIAM C</creator><creator>NORRIS JAMES M</creator><creator>MAY PHILIP E</creator><creator>ESSICK, IV RAYMOND B</creator><creator>MOAT KENT DONALD</creator><scope>EVB</scope></search><sort><creationdate>20070925</creationdate><title>Data processing system using multiple addressing modes for SIMD operations and method thereof</title><author>LUCAS BRIAN GEOFFREY ; MOYER WILLIAM C ; NORRIS JAMES M ; MAY PHILIP E ; ESSICK, IV RAYMOND B ; MOAT KENT DONALD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7275148B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LUCAS BRIAN GEOFFREY</creatorcontrib><creatorcontrib>MOYER WILLIAM C</creatorcontrib><creatorcontrib>NORRIS JAMES M</creatorcontrib><creatorcontrib>MAY PHILIP E</creatorcontrib><creatorcontrib>ESSICK, IV RAYMOND B</creatorcontrib><creatorcontrib>MOAT KENT DONALD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LUCAS BRIAN GEOFFREY</au><au>MOYER WILLIAM C</au><au>NORRIS JAMES M</au><au>MAY PHILIP E</au><au>ESSICK, IV RAYMOND B</au><au>MOAT KENT DONALD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data processing system using multiple addressing modes for SIMD operations and method thereof</title><date>2007-09-25</date><risdate>2007</risdate><abstract>Various load and store instructions may be used to transfer multiple vector elements between registers in a register file and memory. A cnt parameter may be used to indicate a total number of elements to be transferred to or from memory, and an rcnt parameter may be used to indicate a maximum number of vector elements that may be transferred to or from a single register within a register file. Also, the instructions may use a variety of different addressing modes. The memory element size may be specified independently from the register element size such that source and destination sizes may differ within an instruction. With some instructions, a vector stream may be initiated and conditionally enqueued or dequeued. Truncation or rounding fields may be provided such that source data elements may be truncated or rounded when transferred. Also, source data elements may be sign- or unsigned-extended when transferred.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US7275148B2 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Data processing system using multiple addressing modes for SIMD operations and method thereof |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T07%3A39%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LUCAS%20BRIAN%20GEOFFREY&rft.date=2007-09-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7275148B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |