Data transfer verification systems and methods

Systems and methods are directed to verification of configuration data stored in memory cells. For example, in one embodiment, an integrated circuit includes a first plurality of memory cells including a first set of test memory cells. A second plurality of memory cells is adapted to receive and sto...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WONG JACK T, GONG KORY
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WONG JACK T
GONG KORY
description Systems and methods are directed to verification of configuration data stored in memory cells. For example, in one embodiment, an integrated circuit includes a first plurality of memory cells including a first set of test memory cells. A second plurality of memory cells is adapted to receive and store data provided from the first plurality of memory cells. The second plurality of memory cells include a second set of test memory cells corresponding to the first set of test memory cells. A comparator is adapted to compare stored data from the second set of test memory cells with the data values of the first set of test memory cells. Control circuitry is responsive to the comparator to control whether additional data from the first plurality of memory cells is loaded to the second plurality of memory cells.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7167405B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7167405B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7167405B13</originalsourceid><addsrcrecordid>eNrjZNBzSSxJVCgpSswrTkstUihLLcpMy0xOLMnMz1MoriwuSc0tVkjMS1HITS3JyE8p5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHB5oZm5iYGpk6GxkQoAQDMmyqi</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data transfer verification systems and methods</title><source>esp@cenet</source><creator>WONG JACK T ; GONG KORY</creator><creatorcontrib>WONG JACK T ; GONG KORY</creatorcontrib><description>Systems and methods are directed to verification of configuration data stored in memory cells. For example, in one embodiment, an integrated circuit includes a first plurality of memory cells including a first set of test memory cells. A second plurality of memory cells is adapted to receive and store data provided from the first plurality of memory cells. The second plurality of memory cells include a second set of test memory cells corresponding to the first set of test memory cells. A comparator is adapted to compare stored data from the second set of test memory cells with the data values of the first set of test memory cells. Control circuitry is responsive to the comparator to control whether additional data from the first plurality of memory cells is loaded to the second plurality of memory cells.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; PULSE TECHNIQUE ; STATIC STORES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070123&amp;DB=EPODOC&amp;CC=US&amp;NR=7167405B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070123&amp;DB=EPODOC&amp;CC=US&amp;NR=7167405B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WONG JACK T</creatorcontrib><creatorcontrib>GONG KORY</creatorcontrib><title>Data transfer verification systems and methods</title><description>Systems and methods are directed to verification of configuration data stored in memory cells. For example, in one embodiment, an integrated circuit includes a first plurality of memory cells including a first set of test memory cells. A second plurality of memory cells is adapted to receive and store data provided from the first plurality of memory cells. The second plurality of memory cells include a second set of test memory cells corresponding to the first set of test memory cells. A comparator is adapted to compare stored data from the second set of test memory cells with the data values of the first set of test memory cells. Control circuitry is responsive to the comparator to control whether additional data from the first plurality of memory cells is loaded to the second plurality of memory cells.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBzSSxJVCgpSswrTkstUihLLcpMy0xOLMnMz1MoriwuSc0tVkjMS1HITS3JyE8p5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHB5oZm5iYGpk6GxkQoAQDMmyqi</recordid><startdate>20070123</startdate><enddate>20070123</enddate><creator>WONG JACK T</creator><creator>GONG KORY</creator><scope>EVB</scope></search><sort><creationdate>20070123</creationdate><title>Data transfer verification systems and methods</title><author>WONG JACK T ; GONG KORY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7167405B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>WONG JACK T</creatorcontrib><creatorcontrib>GONG KORY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WONG JACK T</au><au>GONG KORY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data transfer verification systems and methods</title><date>2007-01-23</date><risdate>2007</risdate><abstract>Systems and methods are directed to verification of configuration data stored in memory cells. For example, in one embodiment, an integrated circuit includes a first plurality of memory cells including a first set of test memory cells. A second plurality of memory cells is adapted to receive and store data provided from the first plurality of memory cells. The second plurality of memory cells include a second set of test memory cells corresponding to the first set of test memory cells. A comparator is adapted to compare stored data from the second set of test memory cells with the data values of the first set of test memory cells. Control circuitry is responsive to the comparator to control whether additional data from the first plurality of memory cells is loaded to the second plurality of memory cells.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7167405B1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
INFORMATION STORAGE
PHYSICS
PULSE TECHNIQUE
STATIC STORES
title Data transfer verification systems and methods
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T13%3A10%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WONG%20JACK%20T&rft.date=2007-01-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7167405B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true