Switched capacitor sampler circuit and method therefor
A switched capacitor sampler circuit ( 220 ) includes an input terminal ( 224 ) for receiving an input voltage, an output terminal ( 226 ), a capacitor ( 222 ) having first and second terminals, and a switching circuit ( 230 ). The switching circuit ( 230 ) is coupled to the input terminal ( 224 ),...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WEI DERRICK CHUNKAI |
| description | A switched capacitor sampler circuit ( 220 ) includes an input terminal ( 224 ) for receiving an input voltage, an output terminal ( 226 ), a capacitor ( 222 ) having first and second terminals, and a switching circuit ( 230 ). The switching circuit ( 230 ) is coupled to the input terminal ( 224 ), the output terminal ( 226 ), and the first and second terminals of the capacitor ( 222 ). The switching circuit ( 230 ) stores a charge on the capacitor ( 222 ) proportional to the input voltage during a sample period, and transfers the charge from the capacitor ( 222 ) to the output terminal ( 226 ) during a transfer period subsequent to the sample period. The switching circuit ( 230 ) transfers the charge in a plurality of charge portions corresponding to a like plurality of phases of the transfer period. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7157955B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7157955B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7157955B23</originalsourceid><addsrcrecordid>eNrjZDALLs8sSc5ITVFITixITM4syS9SKE7MLchJLVJIzixKLs0sUUjMS1HITS3JyE9RKMlILUpNyy_iYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxUCTUvNSS-JDg80NTc0tTU2djIyJUAIAaQEtqA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Switched capacitor sampler circuit and method therefor</title><source>esp@cenet</source><creator>WEI DERRICK CHUNKAI</creator><creatorcontrib>WEI DERRICK CHUNKAI</creatorcontrib><description>A switched capacitor sampler circuit ( 220 ) includes an input terminal ( 224 ) for receiving an input voltage, an output terminal ( 226 ), a capacitor ( 222 ) having first and second terminals, and a switching circuit ( 230 ). The switching circuit ( 230 ) is coupled to the input terminal ( 224 ), the output terminal ( 226 ), and the first and second terminals of the capacitor ( 222 ). The switching circuit ( 230 ) stores a charge on the capacitor ( 222 ) proportional to the input voltage during a sample period, and transfers the charge from the capacitor ( 222 ) to the output terminal ( 226 ) during a transfer period subsequent to the sample period. The switching circuit ( 230 ) transfers the charge in a plurality of charge portions corresponding to a like plurality of phases of the transfer period.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CODE CONVERSION IN GENERAL ; CODING ; COMPUTING ; COUNTING ; DECODING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS ; INFORMATION STORAGE ; PHYSICS ; RESONATORS ; STATIC STORES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070102&DB=EPODOC&CC=US&NR=7157955B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070102&DB=EPODOC&CC=US&NR=7157955B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WEI DERRICK CHUNKAI</creatorcontrib><title>Switched capacitor sampler circuit and method therefor</title><description>A switched capacitor sampler circuit ( 220 ) includes an input terminal ( 224 ) for receiving an input voltage, an output terminal ( 226 ), a capacitor ( 222 ) having first and second terminals, and a switching circuit ( 230 ). The switching circuit ( 230 ) is coupled to the input terminal ( 224 ), the output terminal ( 226 ), and the first and second terminals of the capacitor ( 222 ). The switching circuit ( 230 ) stores a charge on the capacitor ( 222 ) proportional to the input voltage during a sample period, and transfers the charge from the capacitor ( 222 ) to the output terminal ( 226 ) during a transfer period subsequent to the sample period. The switching circuit ( 230 ) transfers the charge in a plurality of charge portions corresponding to a like plurality of phases of the transfer period.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>DECODING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>RESONATORS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDALLs8sSc5ITVFITixITM4syS9SKE7MLchJLVJIzixKLs0sUUjMS1HITS3JyE9RKMlILUpNyy_iYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxUCTUvNSS-JDg80NTc0tTU2djIyJUAIAaQEtqA</recordid><startdate>20070102</startdate><enddate>20070102</enddate><creator>WEI DERRICK CHUNKAI</creator><scope>EVB</scope></search><sort><creationdate>20070102</creationdate><title>Switched capacitor sampler circuit and method therefor</title><author>WEI DERRICK CHUNKAI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7157955B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>DECODING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>RESONATORS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>WEI DERRICK CHUNKAI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WEI DERRICK CHUNKAI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Switched capacitor sampler circuit and method therefor</title><date>2007-01-02</date><risdate>2007</risdate><abstract>A switched capacitor sampler circuit ( 220 ) includes an input terminal ( 224 ) for receiving an input voltage, an output terminal ( 226 ), a capacitor ( 222 ) having first and second terminals, and a switching circuit ( 230 ). The switching circuit ( 230 ) is coupled to the input terminal ( 224 ), the output terminal ( 226 ), and the first and second terminals of the capacitor ( 222 ). The switching circuit ( 230 ) stores a charge on the capacitor ( 222 ) proportional to the input voltage during a sample period, and transfers the charge from the capacitor ( 222 ) to the output terminal ( 226 ) during a transfer period subsequent to the sample period. The switching circuit ( 230 ) transfers the charge in a plurality of charge portions corresponding to a like plurality of phases of the transfer period.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US7157955B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING CODE CONVERSION IN GENERAL CODING COMPUTING COUNTING DECODING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS INFORMATION STORAGE PHYSICS RESONATORS STATIC STORES |
| title | Switched capacitor sampler circuit and method therefor |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T22%3A00%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WEI%20DERRICK%20CHUNKAI&rft.date=2007-01-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7157955B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |