Reduced architecture processing paths

A basic Boolean circuit is a transistor circuit commonly used in industry to produce the logic of a particular Boolean gate. A sequence of standard Boolean circuits disposed along the processing path of an integrated circuit define a predetermined truth table representing the relationship of inputs...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: ZOHAR SHARON
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZOHAR SHARON
description A basic Boolean circuit is a transistor circuit commonly used in industry to produce the logic of a particular Boolean gate. A sequence of standard Boolean circuits disposed along the processing path of an integrated circuit define a predetermined truth table representing the relationship of inputs and outputs of the processing path. A reduced-transistor circuit is generated that is defined by the same truth table as the sequence of standard Boolean logic circuits, but is not definable by a sequence of standard Boolean logic circuits. A processing path of an integrated circuit is programmed with the reduced-transistor circuit instead of the sequence of standard Boolean circuits, thereby reducing the time delay of the processing path and the power consumed by the circuit. The reduced-transistor circuit may be generated in response to receiving a programming instruction defining a sequence of Boolean gates. Alternatively, the reduced-transistor circuit may be selected from a pre-established library storing a plurality of Boolean sequences correlated to a respective plurality of complimentary reduced-transistor circuits.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7137082B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7137082B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7137082B13</originalsourceid><addsrcrecordid>eNrjZFANSk0pTU5NUUgsSs7ILElNLiktSlUoKMpPTi0uzsxLVyhILMko5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHB5obG5gYWRk6GxkQoAQAfDidQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Reduced architecture processing paths</title><source>esp@cenet</source><creator>ZOHAR SHARON</creator><creatorcontrib>ZOHAR SHARON</creatorcontrib><description>A basic Boolean circuit is a transistor circuit commonly used in industry to produce the logic of a particular Boolean gate. A sequence of standard Boolean circuits disposed along the processing path of an integrated circuit define a predetermined truth table representing the relationship of inputs and outputs of the processing path. A reduced-transistor circuit is generated that is defined by the same truth table as the sequence of standard Boolean logic circuits, but is not definable by a sequence of standard Boolean logic circuits. A processing path of an integrated circuit is programmed with the reduced-transistor circuit instead of the sequence of standard Boolean circuits, thereby reducing the time delay of the processing path and the power consumed by the circuit. The reduced-transistor circuit may be generated in response to receiving a programming instruction defining a sequence of Boolean gates. Alternatively, the reduced-transistor circuit may be selected from a pre-established library storing a plurality of Boolean sequences correlated to a respective plurality of complimentary reduced-transistor circuits.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061114&amp;DB=EPODOC&amp;CC=US&amp;NR=7137082B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061114&amp;DB=EPODOC&amp;CC=US&amp;NR=7137082B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZOHAR SHARON</creatorcontrib><title>Reduced architecture processing paths</title><description>A basic Boolean circuit is a transistor circuit commonly used in industry to produce the logic of a particular Boolean gate. A sequence of standard Boolean circuits disposed along the processing path of an integrated circuit define a predetermined truth table representing the relationship of inputs and outputs of the processing path. A reduced-transistor circuit is generated that is defined by the same truth table as the sequence of standard Boolean logic circuits, but is not definable by a sequence of standard Boolean logic circuits. A processing path of an integrated circuit is programmed with the reduced-transistor circuit instead of the sequence of standard Boolean circuits, thereby reducing the time delay of the processing path and the power consumed by the circuit. The reduced-transistor circuit may be generated in response to receiving a programming instruction defining a sequence of Boolean gates. Alternatively, the reduced-transistor circuit may be selected from a pre-established library storing a plurality of Boolean sequences correlated to a respective plurality of complimentary reduced-transistor circuits.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFANSk0pTU5NUUgsSs7ILElNLiktSlUoKMpPTi0uzsxLVyhILMko5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHB5obG5gYWRk6GxkQoAQAfDidQ</recordid><startdate>20061114</startdate><enddate>20061114</enddate><creator>ZOHAR SHARON</creator><scope>EVB</scope></search><sort><creationdate>20061114</creationdate><title>Reduced architecture processing paths</title><author>ZOHAR SHARON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7137082B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ZOHAR SHARON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZOHAR SHARON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Reduced architecture processing paths</title><date>2006-11-14</date><risdate>2006</risdate><abstract>A basic Boolean circuit is a transistor circuit commonly used in industry to produce the logic of a particular Boolean gate. A sequence of standard Boolean circuits disposed along the processing path of an integrated circuit define a predetermined truth table representing the relationship of inputs and outputs of the processing path. A reduced-transistor circuit is generated that is defined by the same truth table as the sequence of standard Boolean logic circuits, but is not definable by a sequence of standard Boolean logic circuits. A processing path of an integrated circuit is programmed with the reduced-transistor circuit instead of the sequence of standard Boolean circuits, thereby reducing the time delay of the processing path and the power consumed by the circuit. The reduced-transistor circuit may be generated in response to receiving a programming instruction defining a sequence of Boolean gates. Alternatively, the reduced-transistor circuit may be selected from a pre-established library storing a plurality of Boolean sequences correlated to a respective plurality of complimentary reduced-transistor circuits.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7137082B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Reduced architecture processing paths
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T15%3A35%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZOHAR%20SHARON&rft.date=2006-11-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7137082B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true