Method of manufacturing semiconductor device having shallow trench isolation (STI)

A method of manufacturing a semiconductor device having a shallow trench isolation includes steps of forming a mask layer on a semiconductor substrate, forming a shallow trench in a semiconductor substrate using the mask layer, forming at least one step in the semiconductor substrate at the top of t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KIM SUNG-HOAN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM SUNG-HOAN
description A method of manufacturing a semiconductor device having a shallow trench isolation includes steps of forming a mask layer on a semiconductor substrate, forming a shallow trench in a semiconductor substrate using the mask layer, forming at least one step in the semiconductor substrate at the top of the shallow trench, and then forming a liner layer over the entire surface of the semiconductor substrate so as to line the shallow trench and thereby offer protection during subsequent oxidation. When the mask layer is subsequently removed, the at least one step in the semiconductor substrate allows portions of the liner layer extending outside the shallow trench to be removed without creating problematic dents in the structure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7029987B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7029987B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7029987B23</originalsourceid><addsrcrecordid>eNqNyr8KwjAQgPEsDqK-w406CFKH2lVRdHCxdS5HcjGB9K7kT319QXwAp2_4fXP1uFN2YkAsDMjFos4len5BosFrYVN0lgiGJq8JHE5fcxiCvCFHYu3AJwmYvTCs2-62WaqZxZBo9etCweXcna5bGqWnNKImptw_23pXNc2hPlb7P5YPyZM35g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of manufacturing semiconductor device having shallow trench isolation (STI)</title><source>esp@cenet</source><creator>KIM SUNG-HOAN</creator><creatorcontrib>KIM SUNG-HOAN</creatorcontrib><description>A method of manufacturing a semiconductor device having a shallow trench isolation includes steps of forming a mask layer on a semiconductor substrate, forming a shallow trench in a semiconductor substrate using the mask layer, forming at least one step in the semiconductor substrate at the top of the shallow trench, and then forming a liner layer over the entire surface of the semiconductor substrate so as to line the shallow trench and thereby offer protection during subsequent oxidation. When the mask layer is subsequently removed, the at least one step in the semiconductor substrate allows portions of the liner layer extending outside the shallow trench to be removed without creating problematic dents in the structure.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060418&amp;DB=EPODOC&amp;CC=US&amp;NR=7029987B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060418&amp;DB=EPODOC&amp;CC=US&amp;NR=7029987B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM SUNG-HOAN</creatorcontrib><title>Method of manufacturing semiconductor device having shallow trench isolation (STI)</title><description>A method of manufacturing a semiconductor device having a shallow trench isolation includes steps of forming a mask layer on a semiconductor substrate, forming a shallow trench in a semiconductor substrate using the mask layer, forming at least one step in the semiconductor substrate at the top of the shallow trench, and then forming a liner layer over the entire surface of the semiconductor substrate so as to line the shallow trench and thereby offer protection during subsequent oxidation. When the mask layer is subsequently removed, the at least one step in the semiconductor substrate allows portions of the liner layer extending outside the shallow trench to be removed without creating problematic dents in the structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyr8KwjAQgPEsDqK-w406CFKH2lVRdHCxdS5HcjGB9K7kT319QXwAp2_4fXP1uFN2YkAsDMjFos4len5BosFrYVN0lgiGJq8JHE5fcxiCvCFHYu3AJwmYvTCs2-62WaqZxZBo9etCweXcna5bGqWnNKImptw_23pXNc2hPlb7P5YPyZM35g</recordid><startdate>20060418</startdate><enddate>20060418</enddate><creator>KIM SUNG-HOAN</creator><scope>EVB</scope></search><sort><creationdate>20060418</creationdate><title>Method of manufacturing semiconductor device having shallow trench isolation (STI)</title><author>KIM SUNG-HOAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7029987B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM SUNG-HOAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM SUNG-HOAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of manufacturing semiconductor device having shallow trench isolation (STI)</title><date>2006-04-18</date><risdate>2006</risdate><abstract>A method of manufacturing a semiconductor device having a shallow trench isolation includes steps of forming a mask layer on a semiconductor substrate, forming a shallow trench in a semiconductor substrate using the mask layer, forming at least one step in the semiconductor substrate at the top of the shallow trench, and then forming a liner layer over the entire surface of the semiconductor substrate so as to line the shallow trench and thereby offer protection during subsequent oxidation. When the mask layer is subsequently removed, the at least one step in the semiconductor substrate allows portions of the liner layer extending outside the shallow trench to be removed without creating problematic dents in the structure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7029987B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method of manufacturing semiconductor device having shallow trench isolation (STI)
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T08%3A24%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20SUNG-HOAN&rft.date=2006-04-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7029987B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true