Method and apparatus for eliminating word line bending by source side implantation

A method and apparatus for coupling to a source line is disclosed. A semiconductor structure having an array of memory cells arranged in rows and columns is described. The array of memory cells includes a source region that is implanted with n-type dopants isolated between an adjoining pair of the n...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHANG KUO-TUNG, FASTENKO PAVEL, FANG SHENQING, MIZUTANI KAZUHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHANG KUO-TUNG
FASTENKO PAVEL
FANG SHENQING
MIZUTANI KAZUHIRO
description A method and apparatus for coupling to a source line is disclosed. A semiconductor structure having an array of memory cells arranged in rows and columns is described. The array of memory cells includes a source region that is implanted with n-type dopants isolated between an adjoining pair of the non-intersecting STI regions and isolated from a drain region during the implantation. A source contact is located along a row of drain contacts that are coupled to drain regions of a row of memory cells and the source contact is coupled to the source region for providing electrical coupling with a plurality of source lines. The isolating of the implanted source region from the drain region during the implanting enables coupling of the source contact to the source lines while maintaining the n-type dopants between the STI regions and avoiding lateral diffusion to a bit-line.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7029975B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7029975B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7029975B13</originalsourceid><addsrcrecordid>eNqNijsKwkAQQLexEPUOcwHBDxLSKoqNjZ86TLKTOLCZGXY3iLc3ggeweDx4vKm7Xig_1QPKiBlGzEOCViNQ4J4FM0sHL40eAgtBTeK_pX5D0iE2BIk9AfcWUPJ4q8zdpMWQaPHzzMHpeD-cl2RaUTJsSChXj1ux2pRlsduvt38sH7o9OBA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for eliminating word line bending by source side implantation</title><source>esp@cenet</source><creator>CHANG KUO-TUNG ; FASTENKO PAVEL ; FANG SHENQING ; MIZUTANI KAZUHIRO</creator><creatorcontrib>CHANG KUO-TUNG ; FASTENKO PAVEL ; FANG SHENQING ; MIZUTANI KAZUHIRO</creatorcontrib><description>A method and apparatus for coupling to a source line is disclosed. A semiconductor structure having an array of memory cells arranged in rows and columns is described. The array of memory cells includes a source region that is implanted with n-type dopants isolated between an adjoining pair of the non-intersecting STI regions and isolated from a drain region during the implantation. A source contact is located along a row of drain contacts that are coupled to drain regions of a row of memory cells and the source contact is coupled to the source region for providing electrical coupling with a plurality of source lines. The isolating of the implanted source region from the drain region during the implanting enables coupling of the source contact to the source lines while maintaining the n-type dopants between the STI regions and avoiding lateral diffusion to a bit-line.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060418&amp;DB=EPODOC&amp;CC=US&amp;NR=7029975B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060418&amp;DB=EPODOC&amp;CC=US&amp;NR=7029975B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHANG KUO-TUNG</creatorcontrib><creatorcontrib>FASTENKO PAVEL</creatorcontrib><creatorcontrib>FANG SHENQING</creatorcontrib><creatorcontrib>MIZUTANI KAZUHIRO</creatorcontrib><title>Method and apparatus for eliminating word line bending by source side implantation</title><description>A method and apparatus for coupling to a source line is disclosed. A semiconductor structure having an array of memory cells arranged in rows and columns is described. The array of memory cells includes a source region that is implanted with n-type dopants isolated between an adjoining pair of the non-intersecting STI regions and isolated from a drain region during the implantation. A source contact is located along a row of drain contacts that are coupled to drain regions of a row of memory cells and the source contact is coupled to the source region for providing electrical coupling with a plurality of source lines. The isolating of the implanted source region from the drain region during the implanting enables coupling of the source contact to the source lines while maintaining the n-type dopants between the STI regions and avoiding lateral diffusion to a bit-line.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNijsKwkAQQLexEPUOcwHBDxLSKoqNjZ86TLKTOLCZGXY3iLc3ggeweDx4vKm7Xig_1QPKiBlGzEOCViNQ4J4FM0sHL40eAgtBTeK_pX5D0iE2BIk9AfcWUPJ4q8zdpMWQaPHzzMHpeD-cl2RaUTJsSChXj1ux2pRlsduvt38sH7o9OBA</recordid><startdate>20060418</startdate><enddate>20060418</enddate><creator>CHANG KUO-TUNG</creator><creator>FASTENKO PAVEL</creator><creator>FANG SHENQING</creator><creator>MIZUTANI KAZUHIRO</creator><scope>EVB</scope></search><sort><creationdate>20060418</creationdate><title>Method and apparatus for eliminating word line bending by source side implantation</title><author>CHANG KUO-TUNG ; FASTENKO PAVEL ; FANG SHENQING ; MIZUTANI KAZUHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7029975B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHANG KUO-TUNG</creatorcontrib><creatorcontrib>FASTENKO PAVEL</creatorcontrib><creatorcontrib>FANG SHENQING</creatorcontrib><creatorcontrib>MIZUTANI KAZUHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHANG KUO-TUNG</au><au>FASTENKO PAVEL</au><au>FANG SHENQING</au><au>MIZUTANI KAZUHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for eliminating word line bending by source side implantation</title><date>2006-04-18</date><risdate>2006</risdate><abstract>A method and apparatus for coupling to a source line is disclosed. A semiconductor structure having an array of memory cells arranged in rows and columns is described. The array of memory cells includes a source region that is implanted with n-type dopants isolated between an adjoining pair of the non-intersecting STI regions and isolated from a drain region during the implantation. A source contact is located along a row of drain contacts that are coupled to drain regions of a row of memory cells and the source contact is coupled to the source region for providing electrical coupling with a plurality of source lines. The isolating of the implanted source region from the drain region during the implanting enables coupling of the source contact to the source lines while maintaining the n-type dopants between the STI regions and avoiding lateral diffusion to a bit-line.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7029975B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method and apparatus for eliminating word line bending by source side implantation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T04%3A49%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHANG%20KUO-TUNG&rft.date=2006-04-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7029975B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true