Techniques for reducing the rate of instruction issuance

A method and system in a multithreaded processor for processing events without interrupt notifications. In one aspect of the present invention, an operating system creates a thread to execute on a stream of the processor. During execution of the thread, the thread executes a loop that determines whe...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CALLAHAN, II CHARLES DAVID, COATNEY SUSAN L, KAPLAN LAURENCE S, KORRY RICHARD D, ALVERSON GAIL A
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CALLAHAN, II CHARLES DAVID
COATNEY SUSAN L
KAPLAN LAURENCE S
KORRY RICHARD D
ALVERSON GAIL A
description A method and system in a multithreaded processor for processing events without interrupt notifications. In one aspect of the present invention, an operating system creates a thread to execute on a stream of the processor. During execution of the thread, the thread executes a loop that determines whether an event has occurred and, in response to determining whether an event has occurred, assigns a different thread to process the event so that multiple events can be processed in parallel and so that interrupts are not needed to signal that the event has occurred. Another aspect of the present invention provides a method and system for processing asynchronously occurring events without interrupt notifications. To achieve this processing, a first thread is executed to generate a notification that the event has occurred upon receipt of the asynchronously occurring event. A second thread is also executed that loops determining whether a notification has been generated and, in response to determining that a notification has been generated, performing the processing necessary for the event.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7020767B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7020767B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7020767B23</originalsourceid><addsrcrecordid>eNqNyjEOwjAMBdAsDAi4gy-AVBWJMINA7JS5iswPtVQ5JXbuz8IBmN7y1uE0gCeVT4NRLpUqXo1F3-QTqCYHlUyi5rWxS1ESs5aUsQ2rnGbD7ucm0O06XO57LGWELYmh8PH5iF3fxWM894c_yhfQqi5b</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Techniques for reducing the rate of instruction issuance</title><source>esp@cenet</source><creator>CALLAHAN, II CHARLES DAVID ; COATNEY SUSAN L ; KAPLAN LAURENCE S ; KORRY RICHARD D ; ALVERSON GAIL A</creator><creatorcontrib>CALLAHAN, II CHARLES DAVID ; COATNEY SUSAN L ; KAPLAN LAURENCE S ; KORRY RICHARD D ; ALVERSON GAIL A</creatorcontrib><description>A method and system in a multithreaded processor for processing events without interrupt notifications. In one aspect of the present invention, an operating system creates a thread to execute on a stream of the processor. During execution of the thread, the thread executes a loop that determines whether an event has occurred and, in response to determining whether an event has occurred, assigns a different thread to process the event so that multiple events can be processed in parallel and so that interrupts are not needed to signal that the event has occurred. Another aspect of the present invention provides a method and system for processing asynchronously occurring events without interrupt notifications. To achieve this processing, a first thread is executed to generate a notification that the event has occurred upon receipt of the asynchronously occurring event. A second thread is also executed that loops determining whether a notification has been generated and, in response to determining that a notification has been generated, performing the processing necessary for the event.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060328&amp;DB=EPODOC&amp;CC=US&amp;NR=7020767B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060328&amp;DB=EPODOC&amp;CC=US&amp;NR=7020767B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CALLAHAN, II CHARLES DAVID</creatorcontrib><creatorcontrib>COATNEY SUSAN L</creatorcontrib><creatorcontrib>KAPLAN LAURENCE S</creatorcontrib><creatorcontrib>KORRY RICHARD D</creatorcontrib><creatorcontrib>ALVERSON GAIL A</creatorcontrib><title>Techniques for reducing the rate of instruction issuance</title><description>A method and system in a multithreaded processor for processing events without interrupt notifications. In one aspect of the present invention, an operating system creates a thread to execute on a stream of the processor. During execution of the thread, the thread executes a loop that determines whether an event has occurred and, in response to determining whether an event has occurred, assigns a different thread to process the event so that multiple events can be processed in parallel and so that interrupts are not needed to signal that the event has occurred. Another aspect of the present invention provides a method and system for processing asynchronously occurring events without interrupt notifications. To achieve this processing, a first thread is executed to generate a notification that the event has occurred upon receipt of the asynchronously occurring event. A second thread is also executed that loops determining whether a notification has been generated and, in response to determining that a notification has been generated, performing the processing necessary for the event.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEOwjAMBdAsDAi4gy-AVBWJMINA7JS5iswPtVQ5JXbuz8IBmN7y1uE0gCeVT4NRLpUqXo1F3-QTqCYHlUyi5rWxS1ESs5aUsQ2rnGbD7ucm0O06XO57LGWELYmh8PH5iF3fxWM894c_yhfQqi5b</recordid><startdate>20060328</startdate><enddate>20060328</enddate><creator>CALLAHAN, II CHARLES DAVID</creator><creator>COATNEY SUSAN L</creator><creator>KAPLAN LAURENCE S</creator><creator>KORRY RICHARD D</creator><creator>ALVERSON GAIL A</creator><scope>EVB</scope></search><sort><creationdate>20060328</creationdate><title>Techniques for reducing the rate of instruction issuance</title><author>CALLAHAN, II CHARLES DAVID ; COATNEY SUSAN L ; KAPLAN LAURENCE S ; KORRY RICHARD D ; ALVERSON GAIL A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7020767B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CALLAHAN, II CHARLES DAVID</creatorcontrib><creatorcontrib>COATNEY SUSAN L</creatorcontrib><creatorcontrib>KAPLAN LAURENCE S</creatorcontrib><creatorcontrib>KORRY RICHARD D</creatorcontrib><creatorcontrib>ALVERSON GAIL A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CALLAHAN, II CHARLES DAVID</au><au>COATNEY SUSAN L</au><au>KAPLAN LAURENCE S</au><au>KORRY RICHARD D</au><au>ALVERSON GAIL A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Techniques for reducing the rate of instruction issuance</title><date>2006-03-28</date><risdate>2006</risdate><abstract>A method and system in a multithreaded processor for processing events without interrupt notifications. In one aspect of the present invention, an operating system creates a thread to execute on a stream of the processor. During execution of the thread, the thread executes a loop that determines whether an event has occurred and, in response to determining whether an event has occurred, assigns a different thread to process the event so that multiple events can be processed in parallel and so that interrupts are not needed to signal that the event has occurred. Another aspect of the present invention provides a method and system for processing asynchronously occurring events without interrupt notifications. To achieve this processing, a first thread is executed to generate a notification that the event has occurred upon receipt of the asynchronously occurring event. A second thread is also executed that loops determining whether a notification has been generated and, in response to determining that a notification has been generated, performing the processing necessary for the event.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7020767B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Techniques for reducing the rate of instruction issuance
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T03%3A22%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CALLAHAN,%20II%20CHARLES%20DAVID&rft.date=2006-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7020767B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true