System and method for supporting access to multiple I/O hub nodes in a host bridge

System and method for supporting access to multiple I/O hub nodes in a host bridge

Dynamic routing of data to multiple processor complexes. PCI address space is subdivided among a plurality of processor complexes. Translation table entries at each processor complex determine which processor complex is to receive a DMA transfer, thereby enabling routing of DMA data to one I/O hub n...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRONSON TIMOTHY CARL, VERDOORN, JR. WILLIAM GARRETT, FUHS RONALD EDWARD, BYBELL ANTHONY J, BEUKEMA BRUCE LEROY, JACKOWSKI STEFAN PETER, WILLIAMS PHILLIP G, GILDA GLENN DAVID
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRONSON TIMOTHY CARL
VERDOORN, JR. WILLIAM GARRETT
FUHS RONALD EDWARD
BYBELL ANTHONY J
BEUKEMA BRUCE LEROY
JACKOWSKI STEFAN PETER
WILLIAMS PHILLIP G
GILDA GLENN DAVID
description Dynamic routing of data to multiple processor complexes. PCI address space is subdivided among a plurality of processor complexes. Translation table entries at each processor complex determine which processor complex is to receive a DMA transfer, thereby enabling routing of DMA data to one I/O hub node while accessing translation table entries at another I/O hub node. Further, interrupt requests may be dynamically routed to multiple processor complexes.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6920519B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6920519B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6920519B13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQBuAuDqK-w_8ColUUuiqKToLVuaTNtQ2kuZC7DL69iw_g9C3fvHjWH1GaYILFRDqyRc8JkmPkpC4MMF1HIlDGlL266An3zQNjbhHYksAFGIwsijY5O9CymPXGC61-LgpcL6_zbU2RG5JoOgqkzbs-VrvtoaxO5f6P8gVN9zbn</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for supporting access to multiple I/O hub nodes in a host bridge</title><source>esp@cenet</source><creator>BRONSON TIMOTHY CARL ; VERDOORN, JR. WILLIAM GARRETT ; FUHS RONALD EDWARD ; BYBELL ANTHONY J ; BEUKEMA BRUCE LEROY ; JACKOWSKI STEFAN PETER ; WILLIAMS PHILLIP G ; GILDA GLENN DAVID</creator><creatorcontrib>BRONSON TIMOTHY CARL ; VERDOORN, JR. WILLIAM GARRETT ; FUHS RONALD EDWARD ; BYBELL ANTHONY J ; BEUKEMA BRUCE LEROY ; JACKOWSKI STEFAN PETER ; WILLIAMS PHILLIP G ; GILDA GLENN DAVID</creatorcontrib><description>Dynamic routing of data to multiple processor complexes. PCI address space is subdivided among a plurality of processor complexes. Translation table entries at each processor complex determine which processor complex is to receive a DMA transfer, thereby enabling routing of DMA data to one I/O hub node while accessing translation table entries at another I/O hub node. Further, interrupt requests may be dynamically routed to multiple processor complexes.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050719&amp;DB=EPODOC&amp;CC=US&amp;NR=6920519B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050719&amp;DB=EPODOC&amp;CC=US&amp;NR=6920519B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRONSON TIMOTHY CARL</creatorcontrib><creatorcontrib>VERDOORN, JR. WILLIAM GARRETT</creatorcontrib><creatorcontrib>FUHS RONALD EDWARD</creatorcontrib><creatorcontrib>BYBELL ANTHONY J</creatorcontrib><creatorcontrib>BEUKEMA BRUCE LEROY</creatorcontrib><creatorcontrib>JACKOWSKI STEFAN PETER</creatorcontrib><creatorcontrib>WILLIAMS PHILLIP G</creatorcontrib><creatorcontrib>GILDA GLENN DAVID</creatorcontrib><title>System and method for supporting access to multiple I/O hub nodes in a host bridge</title><description>Dynamic routing of data to multiple processor complexes. PCI address space is subdivided among a plurality of processor complexes. Translation table entries at each processor complex determine which processor complex is to receive a DMA transfer, thereby enabling routing of DMA data to one I/O hub node while accessing translation table entries at another I/O hub node. Further, interrupt requests may be dynamically routed to multiple processor complexes.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQBuAuDqK-w_8ColUUuiqKToLVuaTNtQ2kuZC7DL69iw_g9C3fvHjWH1GaYILFRDqyRc8JkmPkpC4MMF1HIlDGlL266An3zQNjbhHYksAFGIwsijY5O9CymPXGC61-LgpcL6_zbU2RG5JoOgqkzbs-VrvtoaxO5f6P8gVN9zbn</recordid><startdate>20050719</startdate><enddate>20050719</enddate><creator>BRONSON TIMOTHY CARL</creator><creator>VERDOORN, JR. WILLIAM GARRETT</creator><creator>FUHS RONALD EDWARD</creator><creator>BYBELL ANTHONY J</creator><creator>BEUKEMA BRUCE LEROY</creator><creator>JACKOWSKI STEFAN PETER</creator><creator>WILLIAMS PHILLIP G</creator><creator>GILDA GLENN DAVID</creator><scope>EVB</scope></search><sort><creationdate>20050719</creationdate><title>System and method for supporting access to multiple I/O hub nodes in a host bridge</title><author>BRONSON TIMOTHY CARL ; VERDOORN, JR. WILLIAM GARRETT ; FUHS RONALD EDWARD ; BYBELL ANTHONY J ; BEUKEMA BRUCE LEROY ; JACKOWSKI STEFAN PETER ; WILLIAMS PHILLIP G ; GILDA GLENN DAVID</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6920519B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BRONSON TIMOTHY CARL</creatorcontrib><creatorcontrib>VERDOORN, JR. WILLIAM GARRETT</creatorcontrib><creatorcontrib>FUHS RONALD EDWARD</creatorcontrib><creatorcontrib>BYBELL ANTHONY J</creatorcontrib><creatorcontrib>BEUKEMA BRUCE LEROY</creatorcontrib><creatorcontrib>JACKOWSKI STEFAN PETER</creatorcontrib><creatorcontrib>WILLIAMS PHILLIP G</creatorcontrib><creatorcontrib>GILDA GLENN DAVID</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRONSON TIMOTHY CARL</au><au>VERDOORN, JR. WILLIAM GARRETT</au><au>FUHS RONALD EDWARD</au><au>BYBELL ANTHONY J</au><au>BEUKEMA BRUCE LEROY</au><au>JACKOWSKI STEFAN PETER</au><au>WILLIAMS PHILLIP G</au><au>GILDA GLENN DAVID</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for supporting access to multiple I/O hub nodes in a host bridge</title><date>2005-07-19</date><risdate>2005</risdate><abstract>Dynamic routing of data to multiple processor complexes. PCI address space is subdivided among a plurality of processor complexes. Translation table entries at each processor complex determine which processor complex is to receive a DMA transfer, thereby enabling routing of DMA data to one I/O hub node while accessing translation table entries at another I/O hub node. Further, interrupt requests may be dynamically routed to multiple processor complexes.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6920519B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title System and method for supporting access to multiple I/O hub nodes in a host bridge
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T06%3A09%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRONSON%20TIMOTHY%20CARL&rft.date=2005-07-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6920519B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true