Heat sink and package surface design

Heat sink and package surface design

An electronic assembly that includes a heat sink, a thermal interface material, integrated circuit, and a package connected to the integrated circuit. The thermal interface material is positioned between a first surface on the package and a second surface on the heat sink to improve thermal conducti...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN PHILLIP H, LEE SERI
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN PHILLIP H
LEE SERI
description An electronic assembly that includes a heat sink, a thermal interface material, integrated circuit, and a package connected to the integrated circuit. The thermal interface material is positioned between a first surface on the package and a second surface on the heat sink to improve thermal conductivity between the package and heat sink. At least one of the first and second surfaces includes either a cavity that traps excess thermal interface material when the heat sink is compressed against the package.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6870736B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6870736B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6870736B23</originalsourceid><addsrcrecordid>eNrjZFDxSE0sUSjOzMtWSMxLUShITM5OTE9VKC4tSktMTlVISS3OTM_jYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxUBNqXmpJfGhwWYW5gbmxmZORsZEKAEAkxQmIA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Heat sink and package surface design</title><source>esp@cenet</source><creator>CHEN PHILLIP H ; LEE SERI</creator><creatorcontrib>CHEN PHILLIP H ; LEE SERI</creatorcontrib><description>An electronic assembly that includes a heat sink, a thermal interface material, integrated circuit, and a package connected to the integrated circuit. The thermal interface material is positioned between a first surface on the package and a second surface on the heat sink to improve thermal conductivity between the package and heat sink. At least one of the first and second surfaces includes either a cavity that traps excess thermal interface material when the heat sink is compressed against the package.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050322&amp;DB=EPODOC&amp;CC=US&amp;NR=6870736B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050322&amp;DB=EPODOC&amp;CC=US&amp;NR=6870736B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN PHILLIP H</creatorcontrib><creatorcontrib>LEE SERI</creatorcontrib><title>Heat sink and package surface design</title><description>An electronic assembly that includes a heat sink, a thermal interface material, integrated circuit, and a package connected to the integrated circuit. The thermal interface material is positioned between a first surface on the package and a second surface on the heat sink to improve thermal conductivity between the package and heat sink. At least one of the first and second surfaces includes either a cavity that traps excess thermal interface material when the heat sink is compressed against the package.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDxSE0sUSjOzMtWSMxLUShITM5OTE9VKC4tSktMTlVISS3OTM_jYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxUBNqXmpJfGhwWYW5gbmxmZORsZEKAEAkxQmIA</recordid><startdate>20050322</startdate><enddate>20050322</enddate><creator>CHEN PHILLIP H</creator><creator>LEE SERI</creator><scope>EVB</scope></search><sort><creationdate>20050322</creationdate><title>Heat sink and package surface design</title><author>CHEN PHILLIP H ; LEE SERI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6870736B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN PHILLIP H</creatorcontrib><creatorcontrib>LEE SERI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN PHILLIP H</au><au>LEE SERI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Heat sink and package surface design</title><date>2005-03-22</date><risdate>2005</risdate><abstract>An electronic assembly that includes a heat sink, a thermal interface material, integrated circuit, and a package connected to the integrated circuit. The thermal interface material is positioned between a first surface on the package and a second surface on the heat sink to improve thermal conductivity between the package and heat sink. At least one of the first and second surfaces includes either a cavity that traps excess thermal interface material when the heat sink is compressed against the package.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6870736B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Heat sink and package surface design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T09%3A11%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN%20PHILLIP%20H&rft.date=2005-03-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6870736B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true