Apparatus and method for testing semiconductors
A test circuit for testing semiconductors includes a plurality of at least first conductors and second conductors. The first and second conductors are operatively connected together by a plurality of conductive vias to form an open chain of alternating first and second conductors. A plurality of con...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BRELSFORD KEVIN H FILIPPI, JR. RONALD G RODBELL KENNETH P WANG PINGUAN |
| description | A test circuit for testing semiconductors includes a plurality of at least first conductors and second conductors. The first and second conductors are operatively connected together by a plurality of conductive vias to form an open chain of alternating first and second conductors. A plurality of conductive taps are included, each of the taps being connected at a first end to a corresponding first conductor. The test circuit further includes a plurality of switching circuits, each of the switching circuits being operatively connected to a second end of a corresponding one of the conductive taps. Each of the switching circuits is configurable for selectively connecting the corresponding conductive tap to one of at least a first bus and a second bus in response to at least one control signal presented to the switching circuit, the first and second buses being connected to first and second bond pads, respectively. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6836106B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6836106B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6836106B13</originalsourceid><addsrcrecordid>eNrjZNB3LChILEosKS1WSMxLUchNLcnIT1FIyy9SKEktLsnMS1coTs3NTM7PSylNLskvKuZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwWYWxmaGBmZOhsZEKAEABMcrHg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus and method for testing semiconductors</title><source>esp@cenet</source><creator>BRELSFORD KEVIN H ; FILIPPI, JR. RONALD G ; RODBELL KENNETH P ; WANG PINGUAN</creator><creatorcontrib>BRELSFORD KEVIN H ; FILIPPI, JR. RONALD G ; RODBELL KENNETH P ; WANG PINGUAN</creatorcontrib><description>A test circuit for testing semiconductors includes a plurality of at least first conductors and second conductors. The first and second conductors are operatively connected together by a plurality of conductive vias to form an open chain of alternating first and second conductors. A plurality of conductive taps are included, each of the taps being connected at a first end to a corresponding first conductor. The test circuit further includes a plurality of switching circuits, each of the switching circuits being operatively connected to a second end of a corresponding one of the conductive taps. Each of the switching circuits is configurable for selectively connecting the corresponding conductive tap to one of at least a first bus and a second bus in response to at least one control signal presented to the switching circuit, the first and second buses being connected to first and second bond pads, respectively.</description><edition>7</edition><language>eng</language><subject>INFORMATION STORAGE ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; STATIC STORES ; TESTING</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041228&DB=EPODOC&CC=US&NR=6836106B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041228&DB=EPODOC&CC=US&NR=6836106B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRELSFORD KEVIN H</creatorcontrib><creatorcontrib>FILIPPI, JR. RONALD G</creatorcontrib><creatorcontrib>RODBELL KENNETH P</creatorcontrib><creatorcontrib>WANG PINGUAN</creatorcontrib><title>Apparatus and method for testing semiconductors</title><description>A test circuit for testing semiconductors includes a plurality of at least first conductors and second conductors. The first and second conductors are operatively connected together by a plurality of conductive vias to form an open chain of alternating first and second conductors. A plurality of conductive taps are included, each of the taps being connected at a first end to a corresponding first conductor. The test circuit further includes a plurality of switching circuits, each of the switching circuits being operatively connected to a second end of a corresponding one of the conductive taps. Each of the switching circuits is configurable for selectively connecting the corresponding conductive tap to one of at least a first bus and a second bus in response to at least one control signal presented to the switching circuit, the first and second buses being connected to first and second bond pads, respectively.</description><subject>INFORMATION STORAGE</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB3LChILEosKS1WSMxLUchNLcnIT1FIyy9SKEktLsnMS1coTs3NTM7PSylNLskvKuZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwWYWxmaGBmZOhsZEKAEABMcrHg</recordid><startdate>20041228</startdate><enddate>20041228</enddate><creator>BRELSFORD KEVIN H</creator><creator>FILIPPI, JR. RONALD G</creator><creator>RODBELL KENNETH P</creator><creator>WANG PINGUAN</creator><scope>EVB</scope></search><sort><creationdate>20041228</creationdate><title>Apparatus and method for testing semiconductors</title><author>BRELSFORD KEVIN H ; FILIPPI, JR. RONALD G ; RODBELL KENNETH P ; WANG PINGUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6836106B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>INFORMATION STORAGE</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>BRELSFORD KEVIN H</creatorcontrib><creatorcontrib>FILIPPI, JR. RONALD G</creatorcontrib><creatorcontrib>RODBELL KENNETH P</creatorcontrib><creatorcontrib>WANG PINGUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRELSFORD KEVIN H</au><au>FILIPPI, JR. RONALD G</au><au>RODBELL KENNETH P</au><au>WANG PINGUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus and method for testing semiconductors</title><date>2004-12-28</date><risdate>2004</risdate><abstract>A test circuit for testing semiconductors includes a plurality of at least first conductors and second conductors. The first and second conductors are operatively connected together by a plurality of conductive vias to form an open chain of alternating first and second conductors. A plurality of conductive taps are included, each of the taps being connected at a first end to a corresponding first conductor. The test circuit further includes a plurality of switching circuits, each of the switching circuits being operatively connected to a second end of a corresponding one of the conductive taps. Each of the switching circuits is configurable for selectively connecting the corresponding conductive tap to one of at least a first bus and a second bus in response to at least one control signal presented to the switching circuit, the first and second buses being connected to first and second bond pads, respectively.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US6836106B1 |
| source | esp@cenet |
| subjects | INFORMATION STORAGE MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS STATIC STORES TESTING |
| title | Apparatus and method for testing semiconductors |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T14%3A10%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRELSFORD%20KEVIN%20H&rft.date=2004-12-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6836106B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |