Maskless middle-of-line liner deposition
A process for fabricating a semiconductor structure, wherein the semiconductor structure includes a core region and a periphery region. The core region includes a plurality of transistors and the periphery region includes a plurality of transistors. The process includes depositing a middle-of-line l...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BAKER STEVEN M MALDEI MICHAEL BERRY, II JON S COUSINEAU BRIAN LEE JINHWAN GERSTMEIER GUENTER HEDGE MALATI |
| description | A process for fabricating a semiconductor structure, wherein the semiconductor structure includes a core region and a periphery region. The core region includes a plurality of transistors and the periphery region includes a plurality of transistors. The process includes depositing a middle-of-line liner using plasma enhanced chemical vapor deposition overlying the semiconductor structure. By using a plasma enhanced chemical vapor deposition the amount of MOL liner deposited in the core region and the periphery region can be controlled depending on the distances between transistors in the core region and periphery region. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6822301B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6822301B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6822301B23</originalsourceid><addsrcrecordid>eNrjZNDwTSzOzkktLlbIzUxJyUnVzU_TzcnMS1UAEUUKKakF-cWZJZn5eTwMrGmJOcWpvFCam0HBzTXE2UMXqCI-tbggMTk1L7UkPjTYzMLIyNjA0MnImAglAIZ5KA4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Maskless middle-of-line liner deposition</title><source>esp@cenet</source><creator>BAKER STEVEN M ; MALDEI MICHAEL ; BERRY, II JON S ; COUSINEAU BRIAN ; LEE JINHWAN ; GERSTMEIER GUENTER ; HEDGE MALATI</creator><creatorcontrib>BAKER STEVEN M ; MALDEI MICHAEL ; BERRY, II JON S ; COUSINEAU BRIAN ; LEE JINHWAN ; GERSTMEIER GUENTER ; HEDGE MALATI</creatorcontrib><description>A process for fabricating a semiconductor structure, wherein the semiconductor structure includes a core region and a periphery region. The core region includes a plurality of transistors and the periphery region includes a plurality of transistors. The process includes depositing a middle-of-line liner using plasma enhanced chemical vapor deposition overlying the semiconductor structure. By using a plasma enhanced chemical vapor deposition the amount of MOL liner deposited in the core region and the periphery region can be controlled depending on the distances between transistors in the core region and periphery region.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041123&DB=EPODOC&CC=US&NR=6822301B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041123&DB=EPODOC&CC=US&NR=6822301B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BAKER STEVEN M</creatorcontrib><creatorcontrib>MALDEI MICHAEL</creatorcontrib><creatorcontrib>BERRY, II JON S</creatorcontrib><creatorcontrib>COUSINEAU BRIAN</creatorcontrib><creatorcontrib>LEE JINHWAN</creatorcontrib><creatorcontrib>GERSTMEIER GUENTER</creatorcontrib><creatorcontrib>HEDGE MALATI</creatorcontrib><title>Maskless middle-of-line liner deposition</title><description>A process for fabricating a semiconductor structure, wherein the semiconductor structure includes a core region and a periphery region. The core region includes a plurality of transistors and the periphery region includes a plurality of transistors. The process includes depositing a middle-of-line liner using plasma enhanced chemical vapor deposition overlying the semiconductor structure. By using a plasma enhanced chemical vapor deposition the amount of MOL liner deposited in the core region and the periphery region can be controlled depending on the distances between transistors in the core region and periphery region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDwTSzOzkktLlbIzUxJyUnVzU_TzcnMS1UAEUUKKakF-cWZJZn5eTwMrGmJOcWpvFCam0HBzTXE2UMXqCI-tbggMTk1L7UkPjTYzMLIyNjA0MnImAglAIZ5KA4</recordid><startdate>20041123</startdate><enddate>20041123</enddate><creator>BAKER STEVEN M</creator><creator>MALDEI MICHAEL</creator><creator>BERRY, II JON S</creator><creator>COUSINEAU BRIAN</creator><creator>LEE JINHWAN</creator><creator>GERSTMEIER GUENTER</creator><creator>HEDGE MALATI</creator><scope>EVB</scope></search><sort><creationdate>20041123</creationdate><title>Maskless middle-of-line liner deposition</title><author>BAKER STEVEN M ; MALDEI MICHAEL ; BERRY, II JON S ; COUSINEAU BRIAN ; LEE JINHWAN ; GERSTMEIER GUENTER ; HEDGE MALATI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6822301B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BAKER STEVEN M</creatorcontrib><creatorcontrib>MALDEI MICHAEL</creatorcontrib><creatorcontrib>BERRY, II JON S</creatorcontrib><creatorcontrib>COUSINEAU BRIAN</creatorcontrib><creatorcontrib>LEE JINHWAN</creatorcontrib><creatorcontrib>GERSTMEIER GUENTER</creatorcontrib><creatorcontrib>HEDGE MALATI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BAKER STEVEN M</au><au>MALDEI MICHAEL</au><au>BERRY, II JON S</au><au>COUSINEAU BRIAN</au><au>LEE JINHWAN</au><au>GERSTMEIER GUENTER</au><au>HEDGE MALATI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Maskless middle-of-line liner deposition</title><date>2004-11-23</date><risdate>2004</risdate><abstract>A process for fabricating a semiconductor structure, wherein the semiconductor structure includes a core region and a periphery region. The core region includes a plurality of transistors and the periphery region includes a plurality of transistors. The process includes depositing a middle-of-line liner using plasma enhanced chemical vapor deposition overlying the semiconductor structure. By using a plasma enhanced chemical vapor deposition the amount of MOL liner deposited in the core region and the periphery region can be controlled depending on the distances between transistors in the core region and periphery region.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US6822301B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Maskless middle-of-line liner deposition |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T06%3A28%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BAKER%20STEVEN%20M&rft.date=2004-11-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6822301B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |